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Gallium Nitride (GaN) power devices are an emerging technology that have only become 
available commercially in the past few years.  This new technology enables the design of converters 
at higher frequencies and efficiencies than those achievable with conventional Si devices. This 
dissertation reviews the unique characteristics, commercial status, and design challenges that 
surround GaN FETs, in order to provide sufficient background to potential GaN-based converter 
designers. 
Methodology for experimentally characterizing a GaN FET was also presented, including 
static characterization with a curve tracer and impedance analyzer, as well as dynamic 
characterization in a double pulse test setup. This methodology was supplemented by additional 
tests to determine losses caused by Miller-induced cross talk, and the tradeoff between these losses 
and overlap losses was studied for one example device. 
Based on analysis of characterization results, a simplified model was developed to describe 
the overall switching behavior and some unique features of the device. The impact of the Miller 
effect during the turn-on transient was studied, as well as the dynamic performance of GaN at 
elevated temperature. 
Furthermore, solutions were proposed for several key design challenges in GaN-based 
converters. First, a driver-integrated overcurrent and short-circuit protection scheme was 
developed, based on the relationship between gate voltage and drain current in GaN gate injection 
transistors. Second, the limitations on maximum utilization of current and voltage in a GaN FET 
were studied, particularly the voltage overshoots following turn-on and turn-off switching 
transients, and the effective cooling of GaN FETs in higher power operation. A thermal design was 
developed for heat extraction from bottom-cooled surface-mount devices. These solutions were 
verified in a GaN-based full-bridge single-phase inverter. 
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1 
Chapter 1  
Introduction 
1.1 Design tradeoffs in power semiconductor devices 
The field of power electronics provides opportunities for a wide range of applications, from 
increased portability in small consumer electronics to increased efficiency in high voltage dc 
transmission lines. The magnitude of these improvements is often limited by the components and 
design tools available, such as power semiconductor devices, high-performance passives, 
topologies, and control schemes. The power semiconductor device is the core component in switch-
mode power conversion, so improvements in this technology can benefit the field as a whole. 
Figure 1.1 shows a typical example of a silicon (Si) power device, a vertical doubly-
diffused power MOSFET (DMOS). When the gate is forward biased, an inversion layer is formed 
across the p-doped body region, creating a low-impedance path between drain and source terminals. 
This on-resistance produces undesirable conduction loss, but it can be reduced by enlarging the die 
area, reducing the drift region height, or increasing the doping density of the device design. 
However, there are tradeoffs in each of these parameters that affect the performance of the device 
in a switch-mode converter. A larger die area increases the input and output capacitance of the 
device, which causes higher switching loss. A narrower drift region or higher doping density 
reduces the effective depletion region that acts to block voltage when the gate is biased in an off 
state, as shown in Figure 1.2. This narrower depletion region may reduce the device’s maximum 
blocking voltage capability, as determined by the electric breakdown field of Si. Choosing an 
appropriately rated device is critical to designing an efficient converter, balancing the tradeoff 
between voltage-blocking capability, switching loss, and conduction loss. New wide bandgap 
semiconductors have properties that are superior to Si and shift the balance of this tradeoff for the 




Figure 1.1. Simplified drawing of a vertical doubly-diffused (DMOS) power MOSFET in on-state 
[1]. 
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Figure 1.2. Simplified drawing of a vertical doubly-diffused (DMOS) power MOSFET in off-state, 

















1.2 Wide bandgap semiconductors  
Wide bandgap (WBG) devices are an enabling technology for high-frequency, high-
efficiency power electronics. WBG semiconductors such as Silicon Carbide (SiC) and Gallium 
Nitride (GaN) provide advantages over conventional Si power devices, as shown in Figure 1.3 and 
Table 1.1. The higher breakdown field of a WBG semiconductor allows for devices to be optimized 
with thinner drift regions to achieve a given voltage rating, resulting in power devices with lower 
specific on-resistance. This allows a smaller die size to achieve a desired on-resistance and current 
capability, and therefore lower input and output capacitances. Higher saturation velocity and lower 
junction capacitances enable faster switching transients. In total, the material properties of WBG 
semiconductors result in a device with lower conduction and switching losses than a Si device with 
comparable voltage and current capabilities [2-5]. 
SiC excels in high temperature applications, due to the thermal conductivity and overall 
device performance at elevated temperatures. However, the material characteristics of GaN make 
it a superior semiconductor for high-efficiency, high-frequency converters. The higher breakdown 
field enables a similarly rated GaN power device to typically outperform Si and SiC in terms of on-
resistance, switching speed, or both, depending on the design of the device. Other WBG 
semiconductors such as GaAs, diamond, and AlN have also been heavily researched for power 
applications, but SiC and GaN have shown the most promise for near-term commercialization [2-
5]. 
Figure 1.4 shows a timeline for the development of power semiconductor devices. In the 
1950’s, the thyristor was the only option for solid-state power electronics in the hundreds of volts. 
As the technology further developed, newer devices such as the JFET, power MOSFET, and IGBT 
were introduced with greatly improved performance and higher voltage and current ratings. Now, 





































Table 1.1. Properties of wide bandgap semiconductors [4],[5]. 





GaN Diamond AlN 
Bandgap, Eg (eV) 1.12 1.42 3.00 3.26 3.44 5.45 6.20 
Electric breakdown 
field, Ec (MV/cm) 
0.3 0.4 2.5 2.0 3.8 10.0 12.0 










Saturated electron drift 
velocity, vs (x 107 cm/s) 
1.0 1.2 2.0 2.0 2.5 2.7 1.7 
Dielectric constant, εr 11.8 13.1 9.7 10.0 9.5 5.5 8.5 
Thermal conductivity, λ 
(W/cm-K) 
1.5 0.46 4.9 4.9 1.3 22 2.85 




performance power electronics. 
Commercialization of wide bandgap power devices began with the development of SiC 
diodes and JFETs. More recently, the 1200 V SiC MOSFETs and Schottky diodes have entered the 
market to compete with the 1200 V Si IGBT and Si diodes. SiC devices are available at lower 
voltages as well, including 600-900 V, but most of the SiC devices available today are rated at 
1200 V. SiC MOSFETs are vertically diffused, with structures similar to the Si power MOSFET, 
including planar and trench MOSFETs. However, the doping, drift region width, and die size are 
very different [6],[7]. 
At the 600 V level, the Si Super Junction MOSFET has been the dominant technology for 
several years. This device structure uses deep p-doped wells beneath the body regions to produce 
devices capable of blocking over 600 V, while maintaining a thin effective drift region to reduce 
the on-resistance and die size. However, there are some undesirable drawbacks, such as a highly 
nonlinear output capacitance. The lateral GaN heterojunction field effect transistor (HFET), also 
called the high electron mobility transistor (HEMT), has recently presented another option for 
600 V power devices. 
The GaN HFET has been available at the 600 V level for only a few years, but EPC entered 
the market in 2009 with the first commercial GaN HFET rated at low voltage [8]. Today, at least 
ten companies have commercial or near-commercial GaN power devices, and this number 
continues to climb. The technology of GaN power devices is a primary thrust of this dissertation, 
and more details will be covered in Chapter 3. 
 Lateral GaN devices have reached ratings up to 650 V and 90 A, while SiC MOSFETs 
occupy more of the high voltage and high power market segment. GaN and SiC together occupy a 
large area for both current and voltage, and WBG semiconductors can thereby enable efficient 




Figure 1.4. Timeline of the development of power semiconductor devices [9]. 
1.3 Benefits and challenges of WBG-based converters 
As previously mentioned, the material properties of WBG semiconductors produce device-
level benefits that can propagate into converter-level improvements. However, these benefits also 
carry new challenges with them, as shown Figure 1.5. The smaller die size makes it more difficult 
to extract heat from the packaged device, which in turn may require a more advanced thermal 
design. The faster turn-on and turn-off transients have benefits for switching loss, but the high 
voltage and current slew rates demand more attention to the board layout and gate driver design to 
prevent spurious switching events in parasitic circuit elements. These high slew rates and circuit 
parasitics also cause more severe voltage overshoots, which can reduce the effective voltage rating 
of the device [10-18]. The high current slew rate presents a particular challenge, because it requires 




Figure 1.5. Benefits and challenges for WBG-based converters. 
withstand capability of WBG devices due to their smaller die size [19-21]. 
1.4 Motivations and objectives 
The primary motivation for this work is to provide the tools necessary for implementing a 
GaN-based converter design, including a fundamental understanding of the device behavior, 
characterization of the static and dynamic performance of a GaN device, models describing the key 
impact factors in GaN switching behavior, and converter-level design considerations for maximum 
utilization of the device. 
The first step is to provide a thorough user-oriented review of GaN power devices for an 
audience of power designers. Rather than discussing only device physics or converter design 
principles, this dissertation aims to bridge the gap between the two, providing the background 
necessary for a power electronics engineer to begin a project in GaN-based converter design. 
Because the availability of commercial GaN devices is rapidly changing, this review will cover 
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technology that is currently available and also recent developments that are targeted for near-term 
commercialization. Therefore, the material presented may be used to understand the uniqueness of 
commercial GaN devices available now, as well as provide the tools to identify and understand 
newer GaN technology as it continues to develop. 
Once the underlying technology is explained, the methodology for experimentally 
capturing the characteristics of a specific GaN power device will be presented. Using the 
characterization results, a simplified model will be developed for the enhancement-mode GaN 
HFET, including equations governing the general switching behavior during turn-on and turn-off 
transients, as well as some unique properties of this device. Although this simplified model is not 
intended for simulation, the equations can be used to better understand and interpret experimental 
results. The model is aimed at understanding and explaining some of the trends and properties that 
were discovered during the characterization process, and are not explained by the conventional 
model of a MOSFET. 
Finally, some of the key design challenges in a GaN-based converter design will be 
discussed, and solutions will be proposed for each. The first is a fast overcurrent protection scheme 
to protect GaN FETs from damage during short-circuit fault conditions. Second, the limitations on 
reducing voltage and current margins will be analyzed. Analysis and experimental characterizations 
of transient overshoot voltage will be presented to achieve this aim, and a thermal design will be 
proposed for bottom-cooled surface-mount GaN power devices. Identifying and overcoming these 
converter-level design challenges can be seen as an example of the preceding work’s 
implementation, as it relied heavily on the characterization methodology and models presented 
here. Neither the protection scheme nor the margin reduction could have been achieved in this 
manner without detailed and accurate device characteristics. 
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1.5 Organization of dissertation 
This dissertation is organized as follows. Chapter 2 reviews prior literature related to the 
key contributions of this work. Chapter 3 reviews GaN power devices, including the basic structure 
and properties of vertical and lateral devices, as well as the commercial status and design challenges 
associated with GaN power devices. Chapter 4 discusses the methodology for GaN device 
characterization, including both static and dynamic testing. Chapter 5 describes a methodology for 
characterizing the additional loss due to cross-talk in a GaN phase leg, and provides the results of 
a comprehensive study using a commercially available enhancement-mode GaN FET. Chapter 6 
then continues that analysis and develops a simplified model for an enhancement-mode GaN FET, 
including the general switching behavior, interactions due to the Miller effect, and the impact of 
elevated temperature on the turn-on transient and loss. Chapter 7 proposes a new overcurrent and 
short-circuit protection scheme for GaN gate injection transistors. Chapter 8 describes the design 
process and key considerations for a GaN-based full-bridge single-phase inverter, which harnesses 
many of the preceding methodologies to reduce the current and voltage margins of the device. 




Chapter 2  
Literature Review 
2.1 Reviewing a power device 
The review of GaN power devices is a major goal of this paper, so it is helpful to first 
consider the elements of a typical review paper for power devices. Device reviews were popular in 
the 1980’s and 1990’s to update the power electronics community on the state of the art [22-28]. 
These papers particularly include summaries of power MOSFETs and IGBTs, as well as other types 
such as SCRs, BJTs, IGCTs, GTOs, and MCTs. More recently, similar reviews such as [29] 
discussed the new Super Junction devices available from several manufacturers. These reviews 
vary widely in both scope and perspective. In some, specific focus is given to the physical structures 
and fabrication steps of the devices, with an intended audience of device physicists and 
manufacturers. Another type of review is on the other end of the spectrum, covering power 
electronics at a very high level. These reviews describe the latest device types as black boxes, 
without much depth into the internal structure of each, then summarize the applications of these 
devices in various converter topologies based on their properties. 
Some application notes such as [30],[31] follow a different review format, because they 
serve another specific purpose. These also serve as reviews, each for one device from a particular 
manufacturer, and they may cover the full spectrum from the material properties to application 
recommendations. For example, [31] provides a thorough introduction to Infineon’s CoolMOS C7 
Super Junction MOSFET, including the fabrication structure and recent improvements of that 
particular device, properties of the device at a black-box level, and design concerns in a CoolMOS-
based converter. 
Since the advent of wide bandgap power electronics, device reviews have seen a second 
wave of popularity, covering materials such as SiC, GaN, and perhaps to a lesser extent diamond 
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and GaAs. These fit into a similar spectrum to the reviews mentioned earlier, from material 
properties to device applications [2],[4],[5],[32-34].  
Even more specifically, there have been a number of reviews focusing on GaN power 
devices, which informs Chapter 3 of this dissertation. Some of these cover a range of GaN 
technologies for specific applications, such as electric vehicles [35],[36]. Others focus on one 
particular GaN technology by a single manufacturer [37-39]. Lastly, some GaN reviews describe 
the benefits and concerns of GaN devices in a particular circuit topology, such as resonant LLC or 
totem-pole PFC [40-42]. However, none of these reviews provide all of the necessary tools for a 
power designer’s first GaN-based converter, so several of them must be read to cover the different 
aspects. 
From surveying these previous review papers on GaN and other power devices, it is clear 
that a user-focused review of GaN HFETs should discuss the following topics: 
• The material properties of GaN, as compared with the Si and SiC, and the advantages of these 
materials for power devices. 
• The structures, behavior, and fabrication challenges of vertical devices, as well as a survey of 
commercial vertical GaN manufacturers. 
• The structures and behavior of lateral devices, including a survey of the distinct device types 
used by commercial lateral GaN manufacturers, and the unique properties of lateral GaN such 
as diode-like reverse conduction behavior, dynamic Rds-on, and breakdown mechanisms. 
• Gate driver considerations for GaN power devices, such as the voltage and current capabilities, 
common mode transient immunity, and cross-talk mitigation. 
• Converter-level considerations for GaN power devices, such as the reliability of the devices, 
thermal design, device packaging, PCB layout, large-scale device availability, and the overall 
switching behavior of the GaN devices as compared with conventional Si power devices. 
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2.2 Characterization of wide bandgap power devices 
Characterization and modeling of power devices is often an integral component of graduate 
theses, such as in [10],[17],[43-48]. Often this characterization is performed for the purpose of 
developing or improving a model, or for optimizing the design of a particular converter topology. 
However, methodology for characterization of Si and SiC devices has been well-covered in these 
prior works. In particular, [47] details the test setup and measurements for a double pulse test, then 
[17] provides a thorough update of this methodology for SiC devices, and [46] performs a similar 
update for cascode GaN devices. Outside of theses, several works have provided methodology for 
characterization and modeling of GaN devices in particular [49-57]. 
Static characterization techniques are covered far less in existing literature, although 
references such as [30] have given thorough background on the characteristics of power MOSFETs 
and the significance of the different curves provided in typical device datasheets. Additionally, 
manufacturers of static characterization equipment such as [58] have detailed the operation of their 
equipment for general applications and some key tests that are particularly useful for WBG devices. 
From these references, the following tests are applicable for characterization of 
enhancement-mode GaN devices at the 600 V level: 
1) Pulse-based static measurements with a curve tracer 
a) Output characteristic (Id-Vds) with fixed Vgs 
b) Transfer characteristic (Id-Vgs) with fixed Vds 
c) Leakage current (Id,off-Vds) with fixed Vgs 
d) Consideration of elevated junction temperature (Tj) 
2) Capacitance measurements with an impedance analyzer 
a) Output capacitance (Coss) vs. Vds 
b) Input capacitance (Ciss) vs. Vds 
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c) Reverse transfer capacitance (Crss) vs. Vds 
3) Dynamic characterization with a Double Pulse Test (DPT) circuit, as shown in Figure 2.1. 
a) Measurement of vds and vgs with passive voltage probes 
b) Measurement of id with a coaxial current shunt 
c) Calculation of switching energy loss during hard turn-on and hard turn-off transients (Eon 
and Eoff), at various operating points of Vdc, IL, and Tj 
d) Calculation of peak voltage overshoots and transient interval durations 
Particularly in the case of DPT setup and measurement, several key issues were identified 
in prior literature that will affect the accuracy of characterization results: 
1) Choosing voltage measurement probes and the current measurement shunt with sufficient 
bandwidth to measure the switching transient 
2) Minimizing ground-lead inductance of voltage measurement probes with tip adapters 























Figure 2.1. Double Pulse Test (DPT) circuit used for dynamic characterization. 
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4) Proper I-V alignment through deskew of the current measurement channel 
2.3 Miller-induced cross-talk in a phase leg 
Cross-talk is a term sometimes used to describe the mechanism causing a false turn-on in 
the synchronous switch of a phase leg, during the turn-on transient of its complementary switch. 
More generally, it also involves the interactions between these two switches during a hard turn-off 
as well, although the more common concern is the turn-on case. This spurious turn-on of the 
synchronous switch channel occurs when the complementary switch’s channel is also partially on, 
allowing a shoot-through current to flow from the dc supply into both devices of the phase leg, 
causing extra losses and even potentially a short-circuit fault condition (which may destroy one or 
both devices). This topic has been well covered in literature, including explanation of the physical 
mechanism, analytical models, considerations for device selection, and gate driving techniques to 
avoid the phenomenon [12],[13],[16],[18],[59-63]. 
Figure 2.2 from [18] shows an explanation of the cross-talk false turn-on phenomenon. 
When the low-side (active) switch turns on in a phase leg, its voltage must fall from Vdc to near 
0 V. Simultaneously, the high-side (synchronous) switch voltage must increase from near 0 V to 
Vdc. This requires a charging current to flow through the drain-source capacitance (Cds) of the 
synchronous switch, and also through the Miller capacitance Cgd. The Cds charging current is 
typically much larger than that of the Miller capacitance, due to the relative sizes of these junction 
capacitances. However, the Miller capacitance current must flow from the drain to gate, which 
means that it must also have a path to flow from the gate to source for a complete circuit. Some of 
this current may be available from the gate driver, which is connected at the gate and source, but 
the gate driver current is somewhat limited by  
𝑖𝑑𝑟𝑣 ≈
𝑣𝑔𝑠 − 𝑉𝑑𝑟𝑣−






Figure 2.2. Mechanism causing false turn-on in the synchronous switch of a phase leg [18]. 
where Vdrv- is the voltage supplied to the driver, vgs is the instantaneous voltage on the gate, Rg,ext is 
the gate resistance of the driving circuit, Rg,int is the internal gate resistance inside the device 
package, and Rpd is the pull-down/sink resistance of the gate driver IC. At this time, vgs should be 
equal to Vdrv-, and this current should be zero. 
Any additional charging current in Cgd will then flow through the gate capacitance Cgs. This 






  . (2.2) 
As this causes a positive shift in the synchronous switch vgs, some of the current may begin 
to flow through the driving loop according to (2.1). When the gate voltage is positively shifted 
above the threshold voltage, the synchronous switch channel begins to turn on, allowing a shoot-
through current to flow from drain to source as indicated in Figure 2.2 [18]. 
The most straightforward method to prevent false turn-on is to choose devices with junction 
capacitances that are sized in such a way that the Cgd charging current can never charge Cgs beyond 
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the threshold voltage, according to 
𝑄𝑔𝑑
𝑄𝑔𝑠,𝑡ℎ
< 1 .  (2.3) 
where Qgd is the Miller charge of the device at the dc voltage of the phase leg, and Qgs,th is the gate 
charge required to bring vgs to the threshold voltage. These values can be extrapolated from the 
device’s gate charge characteristic, or calculated from the capacitance characteristic curves.  
According to [16],[62], selecting devices that meet this criterion will prevent cross-talk 
from causing a false turn-on of the synchronous switch. However, it is more difficult to meet this 
criterion with newer WBG devices, where the gate capacitance is substantially lower than 
conventional Si MOSFETs. The cross-talk phenomenon can also be mitigated by providing a more 
negative off-state driving voltage, so that a positive shift in vgs may still not bring it above the 
threshold voltage. Another technique involves using a high gate resistance for the active switch 
turn-on path, and a lower gate resistance for the synchronous switch turn-off path, so that the turn-
on speed (and dvds/dt) can be reduced, while also providing a low impedance gate loop for the 
synchronous switch Miller capacitance to charge. A third, more recently proposed technique, 
requires an active or multi-level gate driver to improve the driver’s ability to provide sufficient 
current to the Miller capacitance without a positive gate voltage shift [60],[61],[63-65]. 
Despite these numerous techniques for cross-talk mitigation, the fast switching of WBG-
based phase legs makes it difficult to completely eliminate the concern. In [13], an analytical model 
for predicting and explaining the extent of cross-talk is proposed, based on the capacitance curves 
of the device. An experimental methodology was proposed in [62] for evaluating the additional 
losses in a continuously operated buck converter, by applying a more negative off-state driving 
voltage on the synchronous switch and observing the change in overall converter loss. 
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2.4 Analytical models of transient device behavior 
One of the most fundamental equations used in explaining the transient behavior in a phase 






  (2.4) 
where VMiller is the Miller voltage of the device [66]. This model, shown in Figure 2.3, rests on the 
assumption that the gate voltage does not change during the turn-on voltage fall time or turn-off 
voltage rise time, a phenomenon known as the “Miller Plateau.” 






   . (2.5) 
This model, shown in Figure 2.4, is still based on the Miller Plateau assumption, although it 
includes some allowances for variation of vgs during the dvds/dt transient. 
However, neither model considers the impact of Cgs or the output capacitance of the 
synchronous switch. These assumptions become increasingly unrealistic as the switching speed 
increases and the duration of the transient shrinks, particularly in WBG devices. 
Other models have been developed extensively for Si, SiC, and GaN power devices, 
although these are typically intended for estimation of loss or simulation, and they are often 
physics-based or derived from experimental curve-fitting [37],[48],[49],[52],[57],[68-84]. These 
models provide great insight into the behavior of the devices studied in each paper, although they 
do not improve upon the relationships of (2.4) and (2.5) or provide an intuitive explanation of the 
dvds/dt transient behavior in a fast-switching power device. 
2.5 Capacitive gate driver circuits for GaN GITs 
The gate injection transistor (GIT) was originally developed by Panasonic and published 




Figure 2.3. Turn-on transient model of vgs and vds described by (2.4) [66]. 
 
Figure 2.4. Turn-on transient model of vgs and vds described by (2.5) [67]. 
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behaves as an enhancement-mode FET due to the embedded diode created by a p-doped GaN layer 
beneath the gate. This junction between the p-GaN and AlGaN must be forward biased in order to 
restore the 2-dimensional electron gas (2DEG) that was depleted by the junction’s depletion region, 
and thereby complete the device channel. Therefore, the channel will remain in the cutoff region 
until a positive voltage is applied to the gate above the diode’s forward voltage, and then a current 
will flow into the gate for the duration that the device is in an on-state. The internal gate voltage of 
the device is also clamped near to this forward voltage (~3.5 V), similar to the voltage clamping of 
a conventional diode. 
This steady-state gate current and clamped gate voltage present a challenge for gate driver 
design. In order to turn the device on quickly and avoid heavy overlap losses, a higher gate voltage 
is desirable. Therefore, Panasonic developed a unique gate driving circuit that provides a short burst 
of dynamic gate voltage and current, followed by a low current-controlled gate voltage [86]. The 
first version of this circuit used discrete components as shown in Figure 2.5, producing the gate 
voltage and current characteristics shown in Figure 2.6. 
The initial Cgs-charging current can peak as high as VCC/Rg,on, assuming that Rg,on is several 
orders of magnitude lower than Rig. The duration and shape of this initial pulse depends on the time 
constant Rg,onCs. As Cs becomes charged, the current through Rg,on falls to zero, and the remaining 
current is (VCC-Vgs)/Rig. This current is typically in the range of 10-50 mA. The parameters VCC, 
Rg,on, Cs, and Rig can be tuned to produce the desired driving voltage shape. A separate path is 
provided for the turn-off gate resistance, which does not have a series capacitance, since no steady-
state current is needed in the cutoff region [86]. 
More recently, Panasonic has commercially released an integrated version of this driving 
scheme, with a functional block diagram as shown in Figure 2.7 [87]. This IC featuring a built-in 




Figure 2.5. Recommended GIT gate drive circuit from Panasonic application note [86]. 
  
(a)     (b) 
Figure 2.6. Expected gate voltage and current waveforms, when using recommended GIT gate 
drive circuit from Panasonic application note. 
 
Figure 2.7. Functional block diagram of Panasonic x-GaN gate driver IC [87]. 
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source for the steady-state turn-on output. However, the initial burst of dynamic Cgs-charging 
current is still accomplished with a series RC turn-on path.  
2.6 Overcurrent and short-circuit protection for GaN power devices 
The requirement of fast overcurrent and short-circuit protection for WBG devices has been 
shown to be much stricter than conventional Si devices. This can be explained by the much smaller 
die size, resulting in reduced thermal capacitance, and the potential for a more rapid spike in 
junction temperature [19],[21]. Recent literature has shown that a healthy GaN FET can be 
destroyed by a short circuit pulse as brief as 400-600 ns at 400 V [88-96], and in some cases even 
200 ns [97-99]. This short-circuit capability increases significantly with lower bus voltages, but 
degradation may occur with any sustained short circuit condition. 
Perhaps the most common overcurrent protection scheme is desaturation protection, shown 
in Figure 2.8 [21]. Desaturation protection requires sensing of the drain-source voltage, and triggers 
the gate driver to turn off when this voltage indicates that the device has entered the saturation 
region. This scheme is limited for several reasons: 1) a diode must be used to protect the sensing 
circuit from the much higher drain-source voltage when the device is in an off-state, which reduces  
the response time and adds capacitive loading to the output capacitance of the device; 2) the 
overcurrent threshold is set by the saturation current at the gate driver voltage and cannot be 
selected independently; 3) the threshold is also a strong function of junction temperature, so a much 
higher overcurrent threshold must be chosen for room temperature in order to guarantee protection 
at higher temperature. Desaturation overcurrent protection has been shown to function well for 
GaN in [100-102] with a total response time of ~200 ns, but the desaturation detection circuit adds 
capacitive loading to the drain of the GaN device, increasing both the response time and the 
switching loss. In [101], a desaturation scheme was demonstrated for 600 V GaN devices, although 




Figure 2.8. Schematic of a desaturation overcurrent protection scheme [21]. 
overcurrent protection threshold, but it also slows down the response time, since the slew rate of 
vds in the ohmic region is much lower than it is in saturation. The desaturation protection proposed 
in [102] used an overcurrent threshold of only 3 A, and [100] was designed for a 200 V rated GaN 
FET, so neither is directly applicable to a higher-rated 600 V GaN FET operating in the tens of 
amps range. 
However, desaturation is not the only short-circuit or overcurrent protection scheme 
proposed for power devices. Another protection scheme was demonstrated for IGBTs and proposed 
for SiC MOSFETs in [21],[103]. This scheme, shown in Figure 2.9, is based on the voltage between 
the power source and Kelvin source terminals of the device. The voltage across the parasitic 
inductance between them represents Lsdid/dt, so it is passed through an analog integrator so that id  
can then be sensed by a comparator for fault detection. This scheme relies on a large parasitic 
inductance existing between the source and Kelvin source terminals. With near-chipscale GaN 
FETs, the inductance may not be sufficient to implement this scheme. This issue was resolved in 




Figure 2.9. Schematic of a di/dt integration overcurrent protection scheme [21]. 
intended for double-pulse test characterization rather than continued operation of the converter. 
An overcurrent detection and protection scheme for GaN FETs was proposed in [105], 
using an monolithically embedded shunt resistance to measure current at the die level, as shown in 
Figure 2.10. This solution obviously requires the fabrication of custom semiconductor dies, which 
may be costly. Similar solutions have been used in the past with discrete shunt resistors, although 
this scheme is difficult to implement due to extra losses, isolation concerns, and noise immunity 
[19]. 
Figure 2.11 shows an overcurrent protection scheme proposed for IGBTs, which relies on 
the unique gate charge characteristic that occurs in a short-circuit condition as opposed to a typical 
turn-on transient [106]. However, this requires dynamic measurement of gate current, and this 




Figure 2.10. Schematic of a monolithical shunt based overcurrent protection scheme [105]. 
 
Figure 2.11. Schematic of gate charge based overcurrent protection scheme [106]. 
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2.7 Thermal design for bottom-cooled power devices 
The recommended thermal design for bottom-cooled devices is based on thermal vias, 
which are densely packed PCB vias intended to pull the heat out of the thermal pad of the device 
[107],[108]. Thermal vias allows a heatsink to be connected to the bottom side of the PCB, with an  
electrically insulating thermal interface material between the two. Copper planes in a multi-layer 
PCB can improve this design, as shown in Figure 2.12, by acting as heat spreaders to expand the 
effective heatsink connection below. An application note from GaN Systems [68] showed that with 
the design in this figure, the thermal resistance could be between 3.12 and 11.54 ⁰C/W, depending 
on the density of vias, number of layers, and PCB thickness. The best case is the highest via density, 
thinnest PCB, and most copper layers. The Infineon application note [69] showed a lower thermal 
resistance of 1.2 ⁰C/W for PCB thermal vias, although this could be attributed to the larger thermal 
pad on the ThinPak 8x8 package used in the example. 
 
 
Figure 2.12. Bottom-side cooling design using thermal PCB vias [107]. 
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Another approach, demonstrated by [109], replaces the thermal vias with a copper PCB 
inlay, or “heat slug,” to significantly reduce the thermal resistance between the device package and 
the heatsink. Figure 2.13 shows a diagram of this thermal design. In this case, the thermal resistance 
is much lower at 0.56 ⁰C/W in total for two devices, including the thermal interface material. This 
demonstration used an extruded aluminum heatsink with a custom-machined rectangular projection 
on the top to provide a thermal standoff between the PCB and heatsink, which was necessary to 
prevent an accidental short-circuit and allow for utilization of the bottom side of the PCB. 
A third approach can be found in literature about thermal design at the packaging level,  
using direct bond copper (DBC) to share electrical conduction and thermal conduction in a single 
copper area [110],[111]. This is more challenging to implement with already packaged devices, 
particularly with bottom-side cooling. Figure 2.14 shows an example of a DBC cooling scheme in 
a module, where the electrical connections are positioned on the top side of the chip, and the thermal  
connection is on bottom side. The ceramic DBC substrate is coated in copper on both sides, so this 
can also be used for the drain and source electrical connections with a custom-designed DBC board. 
However, it may be less practical to include the gate driver circuit in DBC, as it does not allow for 
convenient multi-layer design as in a PCB, and the gate loop must be very dense to limit parasitic 
inductance. 
In addition to the thermal vias or heat slug, the thermal resistance of the device from 
junction to case (Rθ,jc) must be considered, as well as the heatsink to ambient (Rθ,sa). Both of these 
values vary with the structure and material properties, as well as with operating conditions. The 
junction-to-case thermal resistance of packaged devices has been shown to increase significantly 
as a function of temperature or power, including GaN devices as well as Si and other 
semiconductors [112-114]. This relationship can be explained by the thermal conductivity of the 




Figure 2.13. Bottom-side cooling design using copper PCB inlay [109]. 
 
 




intermediate layers [115-118]. The thermal conductivities of both Si and GaN have been shown to 
decrease significantly in the range of 25 to 150 ⁰C [119-121]. This variable thermal resistance over 
junction temperature is not typically reported in device datasheets, but it can be evaluated using the 
methodologies presented in [122],[123]. The thermal resistances in the entire thermal equivalent 
circuit can be calculated as a function of power by measuring the junction, case, heatsink, and 
ambient temperatures. Most of these temperatures can be directly measured with sensors, although 
the junction temperature must be calculated by measuring one of several temperature-sensitive 
electrical parameters (TSEPs) such as on-resistance, threshold voltage, or transconductance [124-
127]. For GaN FETs in particular, recent work has shown that junction temperature can be 
accurately calculated based on the measured gate voltage at a known gate current [128],[129]. 
The thermal resistance of the heatsink also varies strongly with power, although in this case 
the thermal resistance decreases with higher power dissipation. In fact, Rθ,sa has been explained 
previously as a function of the temperature rise ∆Tsa, which is the difference between the heatsink 
temperature (at the point of contact with the device/interface) and the ambient temperature [130]. 
Other important factors include the baseplate dimensions (length, width, thickness), fin geometry 
(height, length, thickness, spacing), and air flow. The thermal resistance as a function of 
temperature rise will depend on these factors, because a higher temperature rise will impact the 
heat spreading and utilization of the entire heatsink. In the particular case of natural convection 
cooling, the fin geometry and overall heatsink orientation also determines the air flow generated 
by heat dissipation. Convection-cooled heatsinks must be oriented vertically to achieve the 
optimum thermal resistance, so that air movement from natural convection will draw heat along 
the entire length of the fins [131-136]. 
Finally, the heatsink must be attached to the device case in some fashion. In the case of 
bottom-cooled devices, this includes the thermal vias or heat slug as previously described, as well 
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as an additional layer of thermal interface material (TIM) that acts as an electrical insulator and a 
thermally conductive gap-filler. The thermal resistance of TIM varies with material properties, but 
it is generally lower with larger area, lower thickness, and higher compression [137],[138]. 
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Chapter 3   
Review of GaN Power Devices and GaN-Based Converter Design Challenges 
3.1 Introduction 
Before designing power electronics with GaN power devices, it is useful to understand 
their characteristics and the challenges that typically accompany such a project. Several review and 
survey papers have been published on the relative characteristics of WBG devices, including the 
benefits and design challenges associated with each [5],[33],[139],[140]. Other reviews, such as 
[35],[37],[141-143], have provided useful background on GaN power devices and GaN-based 
converter design. Some of these reviews focus on one particular GaN technology or research 
direction, rather than covering the full range of commercial devices available today. In addition, 
the significant developments in the past few years require an update to these prior works. Therefore, 
this review aims to cover the aspects of GaN power devices that are relevant to the converter 
designer, as the landscape of commercially available devices continues to change. This includes 
explanation of device physics properties to an audience who may not have device physics 
backgrounds, as well as exploring converter design elements that are not commonly required for 
Si-based power electronics. 
3.2 Vertical GaN devices 
Vertical GaN devices, using structures similar to their Si and SiC counterparts, can take 
greatest advantage of the superior GaN material properties. However, the lack of availability of 
high-quality, low-cost GaN wafers has limited these prospects. This section will review the recent 
progress in the commercialization of vertical GaN devices. 
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3.2.1 Vertical GaN device structures 
Avogy and HRL have publicly disclosed efforts to develop and commercialize vertical 
devices through the Strategies for Wide Bandgap, Inexpensive Transistors for Controlling High-
Efficiency Systems (SWITCHES) program, funded by ARPA-E [144].  
The first vertical structures published by Avogy were diodes, including the Schottky diodes 
and p-n diodes shown in Figure 3.2. Schottky diodes have been developed with blocking voltage 
up to 600 V, as well as p-n diodes up to 1700 V [145]. P-n junction diodes were fabricated with 
relatively large die areas, up to 16 mm2, able to block 700 V and handle pulsed currents up to 400 
A [146]. 
Avogy also developed a vertical GaN FET with 1.5 kV blocking capability and 2.3 A 
saturation current. The device, shown in Figure 3.2, is a combination of the conventional JFET 
structure and the heterojunction AlGaN/GaN structure used in lateral devices. With a threshold 
voltage of 0.5 V, this device is enhancement-mode and therefore normally-off [147]. 
More recently, HRL published their successful fabrication of a vertical GaN-on-GaN 
MOSFET, with ratings of 600 V and 2 A [148]. This device structure is shown in Figure 3.3. The 
bare die was fully characterized in [149], including its static characteristics up to the device ratings, 
as well its switching performance when paired with a complementary SiC Schottky diode. 
Development of vertical GaN MOSFETs has been published recently by others in [150-152]. The 
key challenge for vertical GaN MOSFETs is achieving high voltage and current capability 
simultaneously due to the relative immaturity of GaN fabrication technology, although [152] was 
































(a)      (b) 
Figure 3.1. Vertical GaN-on-GaN diodes, including (a) Schottky and (b) p-n junctions [145]. 
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Figure 3.2. Vertical GaN-on-GaN normally-off JFET [147]. 
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Figure 3.3. Vertical GaN-on-GaN trench MOSFET [148]. 
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3.2.2 GaN wafer fabrication 
Although wafer fabrication itself is not relevant in the converter design process, affordable 
GaN wafers are an important step toward commercialization of vertical GaN devices. These wafers 
form the substrate of a GaN-on-GaN device, on which the drift region is epitaxially deposited. As 
opposed to the melt-growth method used to produce Si wafers, GaN wafers are typically produced 
using hybrid vapor-phase epitaxy (HVPE) or chemical vapor deposition (CVD) on a foreign 
material such as sapphire. The foreign material is then removed, leaving only the GaN layer of the 
wafer. This process is sometimes referred to as “pseudo-bulk” wafer fabrication, and presents many 
challenges due to the lattice mismatch between GaN and the foreign material [153]. 
Other technologies are currently being researched to fabricate true bulk GaN wafers, 
without the need for foreign substrates. The three most promising technologies are high nitrogen 
pressure solution growth (HNPSG), low pressure solution growth with sodium flux (Na-flux), and 
ammonothermal growth. HNPSG and Na-flux methods have been used to produce GaN on foreign 
substrates with several inches in diameter, and more limited success in producing true bulk GaN. 
Ammonothermal growth has been the most successful in production of bulk GaN, with over two 
inches in diameter fabricated in boule form. Each of these methods has its own challenges, as shown 
in Table 3.1. 
Figure 3.4 shows the relative cost and growth rates of GaN wafers from vapor and 
ammonothermal methods based on current predictions, as compared to Si wafers produced with 
seeded melt-growth and SiC wafers produced with seeded sublimation. The ammonothermal 
method has the potential to drastically reduce the cost of GaN wafer fabrication at the production 
scale, but the current cost for small-scale ammonothermal GaN growth cannot compete with more 
established hybrid vapor phase epitaxy [153]. 
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Figure 3.4. Cost and growth rate comparison of wafers with different growth techniques [153]. 
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Vertical GaN devices require doping of the GaN material, which is achieved with 
impurities in Group IV (Si, C) for n-type GaN and Group II (Mg) for p-type GaN. These impurities 
create hole or electrons at the Ga site in the GaN crystal lattice [154],[155]. 
3.3 The lateral GaN HFET 
Because vertical GaN devices have not yet been produced on a commercial level, most of 
the GaN devices available today are lateral heterojunction field-effect transistors (HFETs), also 
known as high electron mobility transistors (HEMTs). These devices are typically rated at 
600-650 V. Because of the lateral heterojunction structure, these devices are fundamentally 
different from MOSFETs and have unique characteristics. 
3.3.1 Basic device structure 
Figure 3.5 shows the basic structure of the GaN HFET. The principle feature of this 
structure is the AlGaN/GaN heterojunction. At the interface between these two layers, a layer of 
high-mobility electrons called “two-dimensional electron gas” (2DEG) forms as a result of the 
crystal polarity, and is also augmented by piezoelectric crystal strain due to the lattice mismatch 
between AlGaN and GaN.  The 2DEG forms a native channel between the source and drain of the 
device. 
Substrate
(typically Silicon, but can be SiC, sapphire, or diamond)
Buffer (may be several layers thick, typically including GaN, AlGan, and AlN)
GaN







Figure 3.5. Basic structure of depletion-mode lateral GaN HFET (not drawn to scale) [141]. 
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The substrate is typically Si, but other materials such as SiC, sapphire, and diamond can 
be used. In order to deposit the GaN layer on the substrate, a buffer layer must first be deposited 
that provides strain relief between the GaN and the foreign material. This buffer often includes 
several thin layers of GaN, AlGaN, and AlN  [141]. 
Because of the native 2DEG channel, the HFET is inherently a depletion-mode (normally-
on) device. This is not desirable for voltage-source converters, because of the potential for shoot- 
through during startup or loss of control power. Several methods have therefore been used to 
fabricate normally-off GaN HFETs [141]. 
3.3.2 Cascode HFETs 
A normally-off GaN device can be made with a depletion-mode HFET, using the cascode 
structure shown in Figure 3.6. A cascode device requires co-packaging of the depletion-mode 
HFET with a low-voltage enhancement-mode MOSFET. The two dies are connected in such a way 
that the output (drain-source) voltage of the MOSFET determines the input (gate-source) voltage 
of the HFET. Both devices share the same channel current while on, and the blocking voltage is 
distributed between them while off. 









Figure 3.6. Device structure for the normally-off GaN cascode. 
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The switching performance of the cascode device relies heavily on the parasitic inductances in the 
package, especially between the two dies, and also on how well the junction capacitances of the 
two are matched. If the inductances are too high, or the capacitances are not matched well, the 
switching losses can increase significantly. 
Table 3.2 shows the commercial status of cascode GaN devices. Transphorm is the only 
vendor currently selling cascodes on a large scale, although International Rectifier and MicroGaN 
have produced engineering samples. All three are rated at 600 V and use GaN-on-Si HFETs. 
MicroGaN has also produced a version of their cascode that acts as a diode rather than a FET 
[38],[156-161]. 
RFMD was selling engineering samples of their 650 V GaN-on-SiC device in 2014, but 
has since discontinued this product line. The use of a SiC substrate allowed for improved 
performance over GaN-on-Si cascodes, but this is not as common as GaN-on-Si due to the higher 
cost of SiC wafers. 
3.3.3 Enable switch 
Texas Instruments and VisIC were also included in Table 3.2, but it is important to note 
that they do not use the cascode circuit described in Figure 3.6. However, these devices utilize a 
similar concept, where a depletion-mode GaN HFET is connected in series with a lower voltage Si 
MOSFET inside the package to create a normally-off device. The key difference between these 
devices and a conventional cascode is that the low-voltage MOSFET is used here as an “enable 
switch” that is only turned off when the gate driver experiences a loss of power. The typical concern 
with depletion-mode transistors in power electronics is the potential for shoot-through during the 
system startup or accidental loss of control power. The “enable switch” GaN FET used by TI and 
VisIC avoid this risk by utilizing a cascode-like structure, although only the depletion-mode GaN 
is switched during normal operation. In this way, the full capabilities of a depletion-mode GaN  
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FET can be harnessed, but it performs as a normally-off switch at a system level. 
VisiC offers devices that can be driven by a conventional MOSFET gate driver, and both 
companies offer modules with an integrated gate driver or buffer inside the device package. VisIC 
offers a 1200 V option, although this is actually two dies in series with a shared gate driver. [162-
164].  
3.3.4 Enhancement-mode HFETs 
Although the 2DEG makes the lateral HFET natively depletion-mode, the gate can be 
modified to shift the threshold voltage positively and thereby make an enhancement-mode device. 
Several companies have produced e-mode GaN devices, and Table 3.3 lists a selection of these as 
well as their commercial availability at this time.  
Most of these companies have published papers that show their device structure, and 
explain how their devices achieve a positive threshold voltage. Figure 3.8 shows some of these 
published techniques, which are used to deplete the 2DEG carriers beneath the gate when no voltage 
is applied. A positive voltage above the threshold is then required to enhance this depleted 2DEG 
beneath the gate and complete the channel. 
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(e)       (f) 
Figure 3.7. Gate modification techniques for enhancement-mode GaN HFETs, (a) P-doped GaN, 
(b) P-doped AlGaN, (c) Plasma treatment, (d) Recessed gate, (e) Insulated recessed gate, (f) 
Hybrid MIS-HFET [35],[37],[163],[167],[170],[171],[176-178]. 
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EPC uses a p-doped layer of GaN beneath the gate as shown in Figure 3.7 (a), which creates 
a diode-like characteristic on the gate that shifts the threshold up by the magnitude of the diode 
voltage drop [37]. Panasonic and Infineon also use a p-doped layer of GaN in their latest x-GaN 
Gate Injection Transistors (GITs), although an earlier version of the GIT used p-doped AlGaN 
rather than GaN as shown in Figure 3.7 (b) [39],[167],[168],[179]. One key difference between 
these two methods is the forward voltage drop on the gate before steady-state gate current begins 
to flow, which may be due to the etching depth beneath the p-doped GaN layer. The EPC diode 
knee occurs at ~5 V, whereas the GIT’s diode knee occurs at ~3 V. The EPC device is typically 
driven with 4.5-5 V, just below the knee when diode current begins to increase. The GIT is typically 
driven above the knee where several mA of steady-state current flows into the gate. This intentional 
injection of minority carriers enhances the conductivity of the 2DEG and reduces on-resistance, 
but it also increases the complexity of gate drive design [39],[165],[167],[168]. 
HRL first used plasma treatment to deposit fluorine ions beneath the gate as shown in 
Figure 3.7 (c), effectively depleting the 2DEG until it is re-enhanced by a positive gate voltage 
[170]. However, HRL’s later devices use a recessed gate as shown in Figure 3.7 (e) [171]. This 
technique involves etching away the AlGaN beneath the gate to a precise depth, then replacing it 
with an insulating material. HRL chose AlN as the gate insulating layer. In 2015, HRL licensed its 
lateral GaN technology to Navitas Semiconductor [180]. 
Recessed gates are used by several other manufacturers as well, including Exagan and 
NEC, usually in conjunction with other modifications to further increase the threshold voltage 
[176],[181]. Sanken has developed devices using a non-insulated recessed gate as shown in Figure 
3.7 (d) [182],[183].  
Figure 3.7 (f) depicts another option for enhancement-mode devices, a hybrid MIS-HFET. 
This structure requires etching past the AlGaN layer, and permanently removing the 2DEG beneath 
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the gate. The 2DEG remains on the drain-side and source-side of the channel, but the two sides 
must be connected by a MISFET inversion layer beneath the gate in order to turn on the device 
[35]. Powdec has published an enhancement-mode structure that is similar to a cascode, but the 
lower-voltage MOSFET is fabricated on the top surface of the GaN device next to the HFET gate 
[177]. 
3.3.5 Reverse conduction behavior 
A MOSFET’s body diode provides a path for reverse conduction through the p-n doping 
of the body and drift regions. The GaN HFET does not have a body region or doping in the drift 
region, so there is no body diode. However, there are reverse conduction mechanisms in both 
cascode and e-mode GaN devices.  
In a cascode device, the body diode of the low-voltage Si MOSFET will turn on when the 
cascode is reverse biased. The Si body diode will then turn on the channel of the GaN HFET. In 
this way, the cascode approximates the behavior of a body diode. The reverse recovery charge of 
the low-voltage MOSFET is much less than that of a power MOSFET, so the additional switching 
losses due to reverse recovery are relatively low. 
An enhancement-mode HFET has no body diode at all, but it demonstrates a mechanism 
that has been called “self-commutated reverse conduction” (SCRC) or “diode-like behavior” 
(DLB). The key to this mechanism is the symmetry of the device. The channel will turn on when 
the gate-source voltage Vgs exceeds its threshold, Vgs,th, and it will similarly turn on when the gate-
drain voltage Vgd exceeds its own threshold voltage, Vgd,th. If the output of the device is reverse 
biased, the gate-drain voltage will be 
𝑉𝑔𝑑 = 𝑉𝑔𝑠 − 𝑉𝑑𝑠 .  (3.1) 
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When the gate-drain voltage exceeds the threshold voltage Vgd,th, which is typically close 
to the specified Vgs,th, the e-mode device channel will turn on and allow reverse current to flow. The 
voltage drop in DLB mode will then be 
𝑉𝑠𝑑 = 𝑉𝑔𝑑,𝑡ℎ − 𝑉𝑔𝑠 + 𝐼𝑑𝑅𝑠𝑑,𝑟𝑒𝑣  . (3.2) 
where Rsd,rev is the effective channel resistance in DLB. Rsd,rev is typically higher than Rds,on and 
similarly varies with Tj, Vgs, and Id. When Vgs < Vgs,th, reverse current forces the device into 
saturation, but only just past the knee between ohmic and saturation regions. A more negative Vgs 
drives the device even further into saturation, and Rsd,rev becomes more dominated by the reverse 
transconductance rather than the ohmic on-resistance. Therefore, applying a negative off-state 
driving voltage is often undesirable for e-mode GaN devices, because the DLB voltage drop and 
resistance will increase. Figure 3.8 shows a typical characteristic for e-mode device, including DLB 









Figure 3.8. Reverse conduction characteristic of an e-mode GaN HFET. 
 
43 
Compared to the voltage drop on a MOSFET body diode, the total DLB Vsd is often quite 
high (3-5 V).  E-mode GaN conduction losses may become excessive during long dead times. 
However, this “diode-like behavior” does not actually contain a diode, so there are no reverse 
recovery losses during switching. The lack of reverse recovery also reduces the dead time required 
to ensure ZVS switching, which is especially useful in soft switching applications [40]. 
Another option for either cascode or e-mode devices is to pair the HFET with an 
antiparallel Schottky diode, as is common with IGBTs. This will increase the output capacitance 
of the device, and therefore increase switching loss, but it may be a practical solution for some 
applications. In such a case, it is beneficial to package the diode with the HFET to minimize 
parasitics and reduce overall size [184]. The relative merits of adding an antiparallel diode or 
utilizing the DLB mechanism were compared in [185],[186] 
3.3.6 Dynamic Rds-on 
Current collapse has been a widely reported phenomenon for lateral GaN devices, causing 
a temporary increase in on-resistance that is proportional to blocking voltage. This dynamic Rds,on 
occurs primarily through two mechanisms, demonstrated in Figure 3.9. The first is trapping of 
surface charges near the drain-edge of the gate terminal when the device is in its off-state. The 
lateral structure causes the gate-drain electric field to be strongest near the gate edge, and impurities 
in the surface passivation and interface trap these charges temporarily. During the following on-
state, these trapped charged act as a “virtual gate,” weakening the 2DEG until they are released. 
The second mechanism is the injection of “hot electrons” into even deeper traps within the device, 
particularly in traps caused by carbon doping in the buffer layer. These trapped charges also weaken 
the 2DEG and increase Rds,on, and may cause long-term degradation to the device. Both of these 
effects are proportional to blocking voltage, and the hot electron effect has also been shown to 
increase with higher switching energy loss [187-189]. 
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Measurement and characterization of dynamic Rds,on is challenging, because it requires 
accurate measurement of Vds in the 0.1-V scale immediately after falling from several hundreds of 
volts. This can be accomplished by clamping the measurement node at a low voltage during the 
off-state, using a diode-based or active clamping circuit, then unclamping the measurement node 
voltage after turn-on. However, this clamping action causes ringing in the measurement that may 
require several hundred nanoseconds to dampen. Because dynamic Rds,on is a very time-dependent 
phenomenon, it is important to capture this measurement as early as possible. A comprehensive 
study of dynamic Rds,on over several operating conditions was performed in [190] using this 
clamping technique. Temperature, load current, and bus voltage are all significant factors. Also, 
switching frequency and duty cycle have a major effect on the overall increase in dynamic Rds,on 
during a switching period. Therefore, additional conduction losses due to this phenomenon could 
be easily misdiagnosed as switching loss. 
GaN device manufacturers have made much progress in mitigating current collapse, 
primarily through the use of field plates. Each manufacturer may use a different structure and 
combination of field plates. Source and gate field plates help to redistribute the gate-drain electric 
field away from the gate edge. An example of basic field-plate structure is shown in Figure 3.10. 
The Si substrate can also act as a bottom field plate if it is connected to the source, which has been 
demonstrated to significantly improve the dynamic Rds,on [191],[192]. Some manufacturers 
internally connect the substrate and source of their GaN HFETs, while others choose to electrically 
isolate the Si substrate to prevent current from flowing through it. If a separate thermal pad is 
provided in the device package, the manufacturer may recommend that the substrate be externally 
source-connected to help mitigate current collapse [193],[194]. The recent HD-GIT developed by 
Panasonic uniquely adds a second p-doped drain contact next to the ohmic drain to counteract 
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Figure 3.9. Mechanisms causing dynamic Rds,on in lateral GaN HFETs: (a) Trapping of charges 
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Figure 3.10. Field plates reshaping the gate-drain electric field to mitigate current collapse. 
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3.3.7 Breakdown mechanisms 
Design of voltage-source converters often rely on the MOSFET’s ability to survive a 
limited exposure to voltages over the device rating, according to the specified avalanche energy 
rating. However, lateral GaN HFETs do not have the potential for avalanche breakdown, because 
they do not rely on a p-n junction for voltage blocking. Vertical GaN MOSFETs may have 
avalanche capabilities, but lateral HFETs experience catastrophic dielectric breakdown when 
exposed to sufficient overvoltage [195]. This breakdown is destructive and non-recoverable. For 
this reason, GaN devices are typically rated much lower than the actual breakdown voltage. The 
dielectric may be designed to survive twice the rated voltage to prevent lateral breakdown along 
surface states. While source-connecting the substrate is beneficial for current collapse mitigation, 
this also provides a vertical path for leakage current to flow, which is a second breakdown 
mechanism for some devices. [196-202] 
The gate in lateral HFETs is also susceptible to rupture. This failure mechanism may 
present as a gradual increase in steady-state current until the gate dielectric or Schottky junction 
completely breaks down [203]. Steady-state gate current is expected during normal operation for 
e-mode HFET with a p-doped layer beneath the gate. However, this has also been observed for 
insulated gate devices when exposed to excessive voltage and elevated temperatures, even when 
both of these conditions are within the ratings of the device [204]. For this reason, it is useful to 
periodically check the health of devices under test by measuring steady-state gate current, with a 
simple test setup using a dc power supply and current meter. 
3.4 Reliability qualification 
Power transistors such as MOSFETs and IGBTs are typically tested according to published 
JEDEC standards, and thereby qualified for particular reliability specifications. Testing for Si 
MOSFETS generally includes high-temperature reverse bias (HTRB), high temperature gate bias 
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(HTGB), high temperature storage (HTS), temperature cycling (TC), high temperature high 
humidity reverse bias (H3TRB), unbiased autoclave (AC), moisture sensitivity level (MSL), and 
electrostatic discharge (ESD) testing. Reliability data based on these tests have been published for 
EPC and Transphorm devices [205-207]. 
However, because these JEDEC standards were written for Si MOSFETs, different 
reliability qualification standards may be required for GaN HFETs. One of the main challenges for 
new devices is the accelerated lifetime testing. Conventional Si devices are tested for accelerated 
lifetime based on well-established models and years of experience. GaN devices may not respond 
the same way in the same test conditions, and there have not been as many years with practical 
field reliability experience to back up the accelerated lifetime models [208].  A path to developing 
new standards specifically designed for GaN devices has been proposed by [209-211]. The unique 
breakdown mechanisms discussed in the previous section must be addressed, and the qualification 
process will likely be different for lateral and vertical GaN power devices. JEDEC has recently 
formed a committee to set these new qualification standards [212]. 
3.5 Operating temperature and thermal design 
GaN devices exhibit a positive temperature coefficient for Rds,on, similar to that of Si. Figure 
3.11 shows the trend of Rds,on over temperature for several commercial GaN HFETs. These trends 
are derived variously from data sheets and published characterizations. The threshold voltage of 
most GaN devices is relatively stable over temperature. According to [213] and Chapter 6 of this 
dissertation, e-mode devices exhibit increasing switching loss with higher temperature due to the 
decreasing transconductance. This was shown experimentally in [52],[168],[204],[213]. Panasonic 
has the best reported performance at higher temperature of these devices listed. 
Thermal design for some GaN devices can be challenging, depending on the package type. 




Figure 3.11. Normalized on-resistance of commercial GaN HFETs [38],[156],[165],[168],[204]. 
using thermal vias [107]. Top-cooled devices are also available from some vendors, and others use 
TO-220 packages that make thermal design easier. As compared with SiC, thermal design is 
especially critical for GaN-based converter design, because of the potential thermal runaway from 
both conduction loss and switching loss. 
3.6 Switching behavior 
GaN devices switch much faster than Si devices with similar voltage and current ratings. 
The input capacitance Ciss and gate charge Qg are lower for GaN HFETs than Si MOSFETs. The 
output capacitance Coss is also lower for GaN due to the smaller die size, as mentioned previously. 
The output capacitance of a Super Junction MOSFET could be the same as a similarly-rated GaN 
HFET at high voltage, but the Super Junction Coss increases several orders of magnitude at low 
voltage. GaN switching speed can exceed 200 V/ns, and the turn-on and turn-off delay times can 
be under 10 ns at 400 V [204]. 
In hard-switched converters, the two significant sources of switching energy losses are the 
energy related to stored charge in the output capacitors (Coss loss) and the loss from conduction of 
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the load current through a saturated device channel (overlap loss). In [214], it was shown that two 
selected e-mode devices experienced lower Coss-related loss than a selected cascode with similar 
ratings, but higher overlap loss during turn-off. This study concluded that the cascode was better 
for soft switching and the two e-modes were more suitable for hard switching. However, such a 
comparison is very difficult to make in a universal sense, because of differences in die size and 
current ratings. 
The switching behavior for a given device depends on the gate driver IC, converter 
topology, and board layout. Switching losses and speeds are difficult to approximate from device 
datasheets. The approximate capabilities of a given device can be determined experimentally with 
a double pulse test (DPT). Performing a DPT for WBG devices is a challenge in itself [54], but 
DPT results for many commercial GaN devices have been published 
[52],[57],[168],[204],[214],[215]. Although these characterizations are still not accurate when 
applied to a different converter, they may provide enough information for device selection and 
thermal design. 
3.7 Device packaging and PCB layout 
Fast switching transients magnify the impact of parasitic inductances in device packaging 




𝑑𝑡⁄  .  (3.3) 
Package parasitics such as Ld, Ls, and Lg worsen the ringing that occurs during and after the 
switching transient, which limits the switching speed and may cause damage to the device. The 
common-source inductance Lcs couples the high di/dt from the power loop into the lower-voltage 
gate loop. The voltage drop across Lcs reduces the applied gate voltage during turn-on and increases 
it during turn-off, thereby slowing down both switching transients and worsening the switching 
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loss. It is crucial that common-source inductance be minimized, in the package as well as board 
layout. Some devices provide a Kelvin source connection, a separate connection to the source 
metallization that is only used by the gate loop, decoupling it more effectively from power loop 
transient effects [14],[18],[215],[216]. 
Overall parasitics can be reduced by combining the high-side and low-side devices in a 
single module, with decoupling capacitors and optimized internal connections [217]. Integrating 
the gate driver into the module provides additional benefits, as demonstrated in [218],[219]. TI’s 
LMG5200 was the first commercially available GaN intelligent power module (IPM), built with 
EPC devices and rated at 80 V. TI also make a driver-integrated module with its own enable-switch 
600 V GaN device and a gate driver combined in a surface-mount package [220],[221] 
Lateral GaN devices offer the unique opportunity to monolithically integrate high-side and 
low-side devices on the same die and nearly eliminate package parasitics. This has been 
accomplished at 12 V by EPC and Panasonic, although isolation of the two devices on a shared die 
is more difficult to accomplish at higher voltage [222],[223]. Furthermore, a GaN-based gate driver 
can be monolithically integrated on the same die as the HFET for ultra-fast switching capabilities. 
Navitas has demonstrated success with monolithic integration of an e-mode GaN FET and gate 
driver, including a single device and a phase leg version [172],[174],[224]. 
3.8 Commercial device availability 
As with any new technology, the relatively low availability of GaN power devices poses a 
barrier to widespread adoption [33]. Therefore, several of the leading GaN manufacturers have 
established industry partnerships and taken steps to increase availability of their devices. 
Transphorm has established agreements with both Fujitsu and ON Semiconductor, to mass produce 
and co-brand their cascode devices [225],[226]. Panasonic has a licensing agreement with Infineon 
to establish dual sourcing of the GIT [227]. GaN Systems has recently ramped up its production 
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ten times at their foundry, TMSC [228]. With these recent steps toward mass production, 
availability of GaN power devices may no longer be a barrier to industrial adoption. 
3.9 Gate driver considerations 
Beyond understanding the internal device structure, it is important that the power 
electronics engineer understand how it will impact converter design. Because of the faster 
switching and unique characteristics of HFETs, common design practices for Si-based converters 
may not take full advantage of GaN. In fact, simply replacing a Si MOSFET with a GaN HFET 
will likely cause the converter to stop functioning, and may even destroy the GaN device itself. 
This section will cover the critical differences between Si and GaN devices, and important 
considerations for GaN-based converter design. 
3.9.1 Gate voltage and current 
Gate driver design for cascode devices is similar to driving conventional Si MOSFETs, 
because the input of a GaN cascode is a rugged Si MOSFET gate. However, e-mode GaN HFETs 
have more specific gate driver requirements. The threshold voltage of an e-mode HFET is typically 
1-2 V, and the recommended driving voltage is typically around 5 V. This only allows a few volts 
of ringing before spurious switching events occur, during both turn-on and turn-off transients. Gate 
rupture is also a known issue with e-mode GaN devices. Even a small gate voltage overshoot may 
destroy the device. 
Relatively few gate driver ICs on the market are designed specifically for the requirements 
of GaN devices. The LM5113 from TI is a dual driver designed for GaN that can drive both high-
side and low-side devices, and can isolate the high-side driver up to 100 V. However, this driver is 
not suitable for higher-voltage applications. The LM5114 can drive any single GaN device, but it 
does not provide signal isolation [229].  
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Typically, gate driver ICs are chosen based on the specified current capability, but this 
number is not an accurate description of the IC’s suitability for driving GaN, because of the 
relatively short switching time of the GaN device. Instead, the resistances and rise/fall times of the 
pull-up/source and pull-down/sink transistors can be used for the comparison. The rise and fall time 
should be lower than the turn-on and turn-off delay times of the GaN device, or as close to them as 
possible, to avoid limitations on the switching speed during the crucial overlap times [230]. The 
source and sink on-resistances effectively add series gate resistance for the turn-on and turn-off 
paths, so they should be considered when choosing external gate resistors. 
The Panasonic GIT is somewhat unique in its steady-state gate current requirement. 
Although the device is voltage-driven, full enhancement of the channel requires a small steady-
state gate current in the mA range. The diode characteristic of the gate limits the input voltage 
below 5 V, but a higher driving voltage is desirable during the turn-on transient to enable faster 
switching. This can be accomplished with an RC-type gate driving circuit, or a multi-stage driver 
as demonstrated in [231]. Panasonic has recently released a commercial driver IC for its device that 
includes this feature [232]. 
3.9.2 Common mode transient immunity 
Silicon Labs also makes a series of isolated gate driver ICs that are optimized for GaN 
devices, compatible with driving voltages from 3 to 30 V and bus voltages in the kV range. These 
devices use digital isolators based on RF modulation as opposed to optical isolators, providing 
superior common-mode transient immunity (CMTI). Insufficient CMTI may allow spurious 
switching events when the dv/dt exceeds the CMTI specification [233]. While several isolated 
drivers have specified typical CMTI of 50-100 kV/μs, this characteristic varies due to process 
variation and temperature. The actual CMTI could be as low as the specified minimum, which may 
be much lower than the typical value. Available isolation methods have been reviewed for several 
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GaN-based converters [234],[235], and it is generally concluded that these RF-based digital 
isolators tolerate higher dv/dt than alternatives such as optocouplers or capactive isolators. The 
newer Si827x family has a specified minimum CMTI of 200 kV/μs, much higher than any other 
available isolated gate driver [236]. Of course, even with a sufficient CMTI-rated gate driver IC, 
the PCB layout must be designed very carefully to prevent common-mode interference through 
stray impedances. To further improve CMTI, other techniques may be implemented in the gate 
drive circuit, such as a common-mode choke or differential connection of the digital signal inputs 
[237],[238]. 
3.9.3 Cross-talk 
Another source of spurious switching events is interference between high-side and low-
side devices due to the Miller effect. This may cause cross-talk, also known as cross-conduction or 
Miller turn-on, a phenomenon in which one device is inadvertently turned on when the 
complementary device in the same phase leg is intentionally turned on, due to the dv/dt on its Miller 
capacitance. This cross-talk allows a shoot-through current to flow from the dc bus across the 
saturated channels of both devices, incurring additional switching losses. In a phase leg 
configuration, cross-talk losses may be especially noticeable during light load operation, when the 
overlap losses are nearly zero and the turn-on switching speed is highest [60]. 
Figure 3.12 shows the cross-talk mechanism for this device, including the parasitic 
impedances of the device, PCB, and gate driver IC. As current flows through the Miller capacitance 
Cgd to displace its charge, the same current will be split between the gate capacitance (igs) and the 
gate loop (igss). If igs deposits sufficient gate charge to raise vgs,int above its threshold during active 
device turn-on, the synchronous device will also turn on and cause shoot-through losses. Similarly, 
during active device turn-off, the synchronous device displacement current induces a negative 



























Figure 3.12. Mechanism causing cross-talk in the synchronous device of a phase leg. 
in DLB mode. 
Kelvin-source connections are often used in WBG devices to reduce common-source 
inductance. This is overall beneficial to gate voltage oscillation, but the Kelvin terminal also creates 
a much higher gate loop inductance than in the power loop. This gate loop inductance resonates 
with the capacitances Cgs and Cgd during switching, causing oscillation as well as a mismatch 
between the true internal gate voltage and the measured external gate voltage. It is difficult to 
characterize the cross-talk mechanism for WBG devices by directly viewing the external gate-
source voltage because of this mismatch. 
Cross-talk can be prevented by slowing down the turn-on transient (e.g. with a higher turn-
on gate resistance) but this will also increase the overlap losses. The tradeoff between overlap and 
cross-talk loss will be different for every converter, based on the device, driver, switching speed, 
and operating conditions. However, there are several techniques to minimize cross-conduction 
effects. One common method to prevent cross-talk for SiC devices is to use a negative voltage 
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supply for the off-state. However, this is non-ideal for enhancement-mode GaN devices, because it 
increases the reverse conduction losses during dead time. Another method to mitigate cross-talk is 
adding an external capacitor in parallel with the internal device Cgs, slowing the switching transients 
to limit dvds/dt while also providing a low-impedance path for the Cgd displacement current. 
However, this is also not desirable due to increased overlap and driving losses.  
The simplest cross-talk mitigation method for GaN may be to use 0 Ω gate resistance for 
the turn-off path and a higher resistance for the turn-on path, however this will also increase overlap 
losses somewhat. Some drivers provide separate paths for gate current during turn-on and turn-off. 
If the driver does not provide separate paths, a Schottky diode can be added in parallel with the 
gate resistor [11],[239]. The most effective solution for cross-talk mitigation may be an active gate 
driver as demonstrated in [60] for SiC. 
3.10 Summary 
The basic structures and characteristics of GaN power devices have been reviewed, 
including both vertical and lateral devices. The commercial status and specifications of normally-
off GaN power devices were summarized. Currently, three manufacturers produce enhancement-
mode GaN HFETs for open online ordering, as well as one cascode. Several lateral device 
manufacturers are providing samples of their e-mode and cascode devices, and vertical device 
samples may also be available soon. As the availability and performance of commercial GaN 
devices continues to improve, GaN-based converter design skills will need to keep pace with these 
device developments. Here, GaN-based converter design considerations were reviewed, including 
switching characterization, packaging, board layout, gate driver design, reverse conduction 
mechanisms, dynamic Rds,on, and thermal design. The breakdown mechanisms and reliability 
concerns were also discussed, as well as the qualification process to characterize the reliability of 
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commercial GaN devices. This review provided an introduction to GaN-based power devices, in 
order to help readers effectively use GaN to design high-frequency and high-efficiency converters. 
Because this review discussed vertical GaN as well as cascode and e-mode lateral GaN, it 
presents the opportunity to compare these technologies in terms of performance and commercial 
readiness. In terms of maturity, cascode devices have been produced commercially for longer than 
most other GaN devices at the 600 V level, and have been shown to be capable of very high-speed 
and low-loss switching. However, the fewer internal components and interconnections of 
enhancement-mode HFETs may enable higher reliability as the technology continues to mature. 
Recently available vertical GaN devices are the youngest of these, and very little is known of their 
performance relative to their laterally-structured cousins, but the material properties of GaN 
indicate that they should be able to achieve superior performance to SiC MOSFETs when the 
challenges of wafer and vertical device fabrication are overcome. At the moment, there is no clear 
winner between these three categories of GaN power devices, and each product may find its own 
niche at a particular range of voltage, current, and switching frequency.  
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Chapter 4  
Methodology for Static and Dynamic Characterization of an Enhancement-
Mode GaN FET 
4.1 Introduction 
As mentioned in the previous chapter, normally-off power GaN devices are currently 
produced as one of two fundamental types: cascode and enhancement-mode. Cascode GaN devices 
are a convenient way to produce a normally-off device, but they have reliability and switching 
performance limitations. Alternatively, an enhancement-mode GaN device can be directly 
fabricated with several different gate structures. The HFET is a fundamentally different device from 
Si or SiC MOSFETs, and e-mode modification techniques make each HFET unique from each 
other as well [141]. Before selecting the best GaN FET for a given application, it is necessary to 
know the characteristics of the devices available. This includes static characteristics such as on-
resistance, maximum current, gate leakage, drain-source leakage, and junction capacitances. 
Additionally, dynamic characteristics such as switching energy, transient times, slew rates, and 
overshoot voltages are important parameters. These must be characterized across a range of 
operating conditions in order to effectively design a converter, especially if the device is relatively 
new and a full datasheet has not yet been published. 
The detailed methodology for characterizing the static and switching performance of power 
devices, particularly Si and SiC, have been presented by previous works [44],[47],[54],[240]. 
However, some of these procedures and test setups must be revised for GaN devices, and the 
analysis of the results is different due to the fundamentally different device structure. This chapter 
will describe the techniques used to characterize enhancement-mode GaN FETs, as well as the 
challenges associated with these methods. For demonstration purposes, two devices will be 
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considered as example devices under test (DUTs), both rated at 600 V and 30 A: GS66508P from 
GaN Systems and a gate injection transistor (GIT) from Infineon. 
4.2 Static characterization 
The static characteristics of a GaN device describe its behavior in steady-state, such as its 
on-resistance, maximum current capability, and breakdown voltage. Some of the static 
characteristics are also helpful in interpreting later dynamic test results. 
4.2.1 Pulsed I-V testing 
The primary equipment used for static characterization is a power device curve tracer. In 
order to test static behavior over a range of operating conditions without overheating the device, a 
curve tracer provides a pulse of output voltage to the device, while also controlling the gate voltage. 
One example of a curve tracer, model 371b from Tektronix, provides a fixed pulse period and duty 
cycle, and also takes its measurement at a fixed point during the pulse [241]. The newer Keysight 
B1505a curve tracer allows more control over these pulse parameters. In fact, the exact duration 
and timing of the voltage pulses applied to the input and output can both be controlled [242]. The 
goal of this pulsing is to allow both the gate and drain voltages to reach steady-state, then take a 
measurement after any transient behavior is over. GaN devices have a much smaller die size than 
a comparable Si device, so the pulses must be relatively short and spaced further apart to prevent 
self-heating during and between pulses. 
The effect of this pulse timing can be seen most clearly in the device’s saturation region, 
where the power loss during a long pulse results in considerable self-heating, and the measurement 
may show erratic or false trends during repeated testing. Figure 4.1 and Figure 4.2 shows an 
example of this phenomenon with Infineon’s GIT, tested with the Keysight B1505a curve tracer. 
Figure 4.1 shows the oscilloscope view of one pulse in the saturation region, and Figure 4.2 shows 
the output characteristic with different measurement delay times across the sweep of output voltage.  
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Figure 4.1. Oscilloscope view of I-V pulses from a Keysight B1505a curve tracer, testing an 
Infineon GIT in the saturation region. 
    
Figure 4.2. Oscilloscope view of I-V pulses from a Keysight B1505a curve tracer, testing an 





Figure 4.3. Resulting output characteristic curves from a Keysight B1505a curve tracer, testing 
an Infineon GIT in the ohmic and saturation regions with various measurement delay times. 
Due to the self-heating during each pulse, taking the static measurement later in the pulse 
results in a higher junction temperature at higher voltage, and therefore a more negative slope of 
output current with respect to voltage. Decreasing the period between pulses may also result in a 
similarly negative trend due to accumulated self-heating across the sweep. Therefore, the pulse 
timing and measurement delay should be chosen appropriately for each device, based on a careful 
analysis of the curve tracer pulse waveforms. 
The accuracy of a curve tracer is improved with four-wire Kelvin measurement. One pair 
of wires is used to force a voltage across the drain and source terminals, while measuring the current 
produced through the device, and a second pair of wires senses the voltage across the terminals. If 
the sense wires are connected very close to the device terminals, stray resistances from the test 
fixture and wires do not affect the measurement accuracy. However, a voltage drop will still occur 
between the curve tracer’s force terminals and the device, so the applied drain voltage will not be 
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exactly equal to the measured drain voltage. While this series resistance does not affect the accuracy 
of the measurements, it may require a higher force voltage to reach the same measured voltage for 
a higher output current. 
4.2.2 Output characteristic 
Once the pulse parameters are established, the remaining question is what boundaries to 
choose for the sweeps of gate voltage, drain voltage, and drain current. GaN FETs require special 
treatment in this area for two reasons. The first is gate voltage. The threshold for GaN FETs is 
typically 1-2 V, much lower than comparable Si devices. Additionally, some devices such as the 
GIT have a diode-like characteristic on the gate, limiting the pulsed gate voltage to the knee voltage 
of that gate diode. Other GaN devices with insulated gates may be easy to rupture with repeated 
pulses above the steady-state gate voltage rating. It is therefore safest to only test the devices up to 
this steady-state rating, even though the curve tracer testing is pulse-based. This reduces the risk 
that the device is degrading or breaking down as testing progresses. A series resistor is often placed 
between the curve tracer and gate to reduce oscillations, so the applied gate voltage may need to be 
adjusted by the voltage drop across this resistor to achieve the desired gate voltage. 
The test conditions and sweep boundaries must be chosen based on the expected behavior 
of the device under test (DUT). For a GaN FET, this should include both positive and negative gate 
voltages, a range of temperatures, and output I-V points that include both ohmic and saturation 
regions. Figure 4.4 shows an example output characteristic in both forward and reverse directions 
for an Infineon GaN GIT, captured using a Keysight B1505a curve tracer. Figure 4.5 shows a 
similar characteristic for a GaN Systems GS66508P, captured using a Tektronix 371b curve tracer. 
One of the key characteristics for a power device is Rds,on as a function of gate voltage, 
output current, and junction temperature. This can be calculated from the output characteristic, and 




Figure 4.4. Output characteristic of Infineon GIT at Tj = 25 ºC. 
 
 





well. Figure 4.6 shows the calculated Rds-on for GaN Systems GS66508P with a load current of 
10 A. As expected, the forward-conduction and reverse-conduction on-resistances are equivalent, 
and they both dropped with higher gate voltage. However, the reduction in on-resistance is not very 
significant above 5 V. Similarly, Figure 4.7 shows the on-resistance of the Infineon GIT measured 
with 10 A load current, over increasing gate voltage, and it does not drop significantly above 3 V. 
Output characteristics are typically measured with junction temperatures up to 150 ºC, 
using a hot plate or oven to heat the device case. The benefits and drawbacks of these techniques 
will be discussed later in this chapter. As the junction temperature increases, on-resistance 
increases, often by a factor of 2 or more. Figure 4.8 shows the relative increase in on-resistance 
over temperature for the two devices tested, normalized to 25 ⁰C. 
The on-resistance also has a relationship with drain current, because higher current brings 
the drain-source voltage closer to the point of saturation. The results in Figure 4.6 are based on the 
 




Figure 4.7. On-resistance of Infineon GIT at Tj = 25 ºC, over increasing gate voltage. 
 
Figure 4.8. On-resistance for a sample device of GaN Systems GS66508P and Infineon GIT, over 
increasing junction temperature. 
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output characteristics at 10 A, because there is no noticeable change from 0 A to 10 A. However, 
at the full rated current of 30 A, there is an increase of up to 10% in the ohmic region. Figure 4.9 
and Figure 4.10 show this relationship at 25 ºC and 125 ºC, respectively. In the higher temperature 
case, the channel enters the saturation region at a lower drain current than it does at room 
temperature, so there appears to be a stronger relationship with drain current. However, with a gate 
voltage of 6 V or higher, an increase of only 5-10% occurs over the entire current rating. 
A unique property of GaN FETs is the reverse conduction mechanism, often described as 
“self-commutated reverse conduction” (SCRC) or “diode-like behavior” (DLB). Unlike a Si device 
with a true body diode, the GaN channel actually becomes enhanced when a reverse voltage is 
applied between drain and source. The threshold of this turn-on, and the subsequent forward voltage 
drop in DLB, is proportional to the applied gate-source voltage. The slope of the I-V curve in DLB 
mode, Rsd,rev, is typically higher than the on-resistance Rds,on, but it is similarly dependent on 
junction temperature. The shape of a DLB reverse output curve can be approximately described by 
(2.5). 
When Vgs < Vgs,th, reverse conduction forces the device into saturation, but only just past 
the knee between ohmic and saturation regions. A more negative Vgs drives the device even further 
into saturation, and Rsd,on becomes more dominated by the reverse transconductance rather than the 
typical ohmic on-resistance. Figure 4.11 shows Rsd,rev at 10 A, over a range of Vgs and Tj. In addition 
to higher resistance, a more negative Vgs also increases the DLB forward voltage drop, so this is 
generally an undesirable mode of operation. 
4.2.3 Transfer characteristic 
Whereas an output characteristic includes both ohmic and saturation region behavior, a 




Figure 4.9. On-resistance vs. drain current for GaN Systems GS66508P at Tj = 25 ºC. 
 




Figure 4.11. Reverse conduction on-resistance Rsd,rev of GaN Systems GS66508P at 10 A. 
saturation region. The slope of this curve is the forward transconductance, gfs. For a given transfer 
characteristic, the drain voltage must be held constant at a point that will keep the device in the 
saturation region, based on 
𝑉𝑑𝑠 > 𝑉𝑔𝑠,𝑚𝑎𝑥 + 𝑉𝑡ℎ .  (4.1) 
Figure 4.12 shows an example transfer characteristic of a GS66508P, and Figure 4.13 
shows an example transfer characteristic for an Infineon GIT. Plotting several transfer curves at 
different temperatures helps in identifying the maximum achievable drain current for given 
operating conditions, and determining the gate voltage at which a fixed drain current occurs can be 
considered the device’s threshold voltage.  
4.2.4 Gate leakage current 
The gate current test is not as common for conventional Si devices as the others presented 




Figure 4.12. Transfer characteristic for GaN Systems GS66508P, collected using Tektronix 371b, 
with Vds = 7 V. 
 
Figure 4.13. Transfer characteristic for Infineon GIT, collected using Keysight B1505a, with Vds 




into two groups: those with insulated gates, and those with non-insulated diode-like gates. For 
insulated gates, such as the GaN Systems GS66508P, the leakage current may be non-negligible 
and highly dependent on both gate voltage and junction temperature. Because the current flows 
through the gate insulator, this may lead to device breakdown, and characterization is helpful in 
determining a safe and reliable gate driving scheme [204],[243]. For diode-like gates, such as the 
Infineon or Panasonic GIT, this gate current is not actually leakage. However, the driving voltage 
must be carefully selected to ensure that the proper current flows through the gate to keep its diode 
forward-biased without exceeding the rating of the device. 
In either case, the gate current characteristic is critical for effective driver design. Gate 
current can be measured automatically by some curve tracers, but it can also be measured manually 
during output characteristic sweeps, by measuring the voltage on a shunt resistor that is inserted in 
series with the gate driving loop. Figure 4.14 and Figure 4.15 show example gate current 
characteristics for two GaN devices, one with an insulated gate and one with a diode-like gate. It is 
also noteworthy that for the GIT, this current is strongly dependent on the applied Vds during the 
test, in addition to gate voltage and junction temperature. 
4.2.5 Drain-source leakage current 
Lateral GaN devices do not inherently have any avalanche breakdown capability, so 
breakdown voltage testing can result in catastrophic dielectric breakdown and destruction of the 
device. However, the expected breakdown voltage can be characterized by carefully measuring the 
drain-source leakage current above the voltage rating. This leakage is also related to the applied 
gate voltage, although this correlation can be positive or negative. Figure 4.16 and Figure 4.17 
show the leakage current curves for GaN Systems GS66508P and the Infineon GIT, respectively. 
As shown, the GIT’s leakage current increases with a more negative gate voltage, and the 




Figure 4.14. Gate current characteristic for GaN Systems GS66508P, collected using a shunt 
resistor in series with the gate. 
 




Figure 4.16. Drain-source leakage current characteristic for Infineon GIT, collected using 
Keysight B1505a[244],[245]. 
 
Figure 4.17. Drain-source leakage current characteristic for GaN Systems GS66508P at 25 ⁰C, 
collected using Keysight B1505a. 
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4.2.6 Junction capacitance measurement 
The capacitance across the output terminals of the device is a nonlinear function of the 
voltage across those terminals, as the depletion region width changes. Rather than reporting the 
terminal capacitances Cds, Cgd, and Cgs, it is conventional to report the output capacitance Coss, the 
input capacitance Ciss, and reverse transfer capacitance Crss, defined as 
𝐶𝑜𝑠𝑠 = 𝐶𝑑𝑠 + 𝐶𝑔𝑑 (4.2) 
𝐶𝑖𝑠𝑠 = 𝐶𝑔𝑠 + 𝐶𝑔𝑑 (4.3) 
𝐶𝑟𝑠𝑠 = 𝐶𝑔𝑑 . (4.4) 
These capacitances can be characterized with a precision impedance analyzer, and this is 
also a feature of some curve tracers. However, the measurement equipment must be precisely 
calibrated for the impedance of the test fixture. This includes all cables and test leads, as well as 
the PCB in cases of a surface-mount device. The exact position of the test leads affects the fixture 
impedance, not only the impedance of the leads themselves. A custom fixture adapter must 
therefore be designed for devices, with rigidly oriented connections such as in the example shown 
in Figure 4.18 for a surface-mount GaN GIT. This adapter cannot be connected to the measurement 
equipment with flexible cables, but instead is mounted with rigid banana connectors so that the 
equipment can be calibrated with an open-circuit and short-circuit variant of the board. 
Figure 4.18 shows an example capacitance characteristic of an Infineon GIT. The output 
capacitance characteristic is particularly useful for analysis of switching transients and loss, as 
explained later in this chapter. It is worth nothing that the input capacitance does not typically 
change much as a function of drain voltage, but the Cgs component is a stronger function of gate 
voltage. As a result, it is useful to characterize this behavior as well. Figure 4.20 shows an example 
Cgs-Vgs characteristic for the same Infineon GIT, obtained using the Keysight B1505a. It is clear 













Cgs increases threefold as it approaches the threshold voltage. 
Another special consideration for some GaN device is the connection of the thermal pad 
with the source terminal. The thermal pad is connected internally to the Si substrate of the device, 
and this pad must be connected to the source to reduce the effects of dynamic on-resistance. Some 
devices (such as the Infineon GIT) connect the thermal pad and source within its own package, 
where others (such as GaN Systems GS66508P) require that the two device terminals be connected 
externally on the PCB. Therefore, it would be easy to mistakenly measure the output capacitance 
from the drain to source with the thermal pad (and therefore substrate) electrically floating. 
However, this can neglect a significant amount of output capacitance, as shown in Figure 4.21. 
4.2.7 Junction temperature control 
Control and monitoring of a device’s junction temperature is an important part of the static 
characterization test setup. There are three common methods to control junction temperature. The 
first is placing the device in an oven or thermal chamber. With proper air circulation inside the 
chamber and enough time, this is the most accurate method. The biggest challenge for this option 
is the effect of the elevated temperature on the surrounding area of the device. If it is already 
mounted on a board for testing, all auxiliary components must be rated for that temperature. If it is 
connected to the curve tracer with alligator clips and cables, then those must also be capable of 
withstanding that temperature. 
The second method is mounting the case of the device on a hot plate. This technique poses 
less risk to the surrounding components and connections, but may introduce error by allowing a 
temperature difference between the hot plate and the device junction. Measurement of the case 
temperature may not be an accurate representation of the junction temperature, since most of the 
case’s encapsulant is exposed to ambient temperature. Figure 4.22 shows the test setups for these 




Figure 4.20. Cgs-Vgs characteristic for Infineon GIT, collected using Keysight B1505a. 
 
Figure 4.21. Coss characteristic for GaN Systems GS66508P with and without the substrate 
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Figure 4.23. Error in on-resistance measurement for GaN Systems GS66508P with hot plate 





temperature drop from the hot plate, as compared to the results when testing the same two devices 
in an oven. 
A combination of the oven and hot plate methods may be most effective. The oven gives 
the most accurate results, but is not suitable for dynamic testing. However, once the on-resistance 
of a particular device is captured from testing in an oven, this curve can be used to precisely 
calibrate a hot plate test setup, so that the hot plate temperature setting is known for any desired 
junction temperature. This calibrated hot plate setup can then be used later to test the dynamic 
performance over temperature. 
4.3 Dynamic characterization  
The dynamic behavior of a GaN device is the most difficult aspect to characterize, because 
of the extremely fast switching and short duration of the transient. The conventional method for 
dynamic characterization is the double pulse test (DPT). 
4.3.1 DPT setup 
The DPT is not unique to GaN FET characterization, but the very high dv/dt and di/dt and 
the nanosecond-scale transients impose stricter requirements than conventional Si MOSFETs. 
Figure 2.1 shows the circuit for a DPT, including the measured variables, control signals, and output 
capacitances. The low-side device behaves as the active device in this case, while the high-side 
device acts as a synchronous device in DLB mode. The high-side device can be replaced with a 
diode instead of another GaN FET, but the switching results for that case will no longer accurately 
represent the true switching losses in a phase leg converter. The DPT must mimic the intended 
application circuit as closely as possible in order for the resulting loss estimation to be accurate. 
Two logical pulses are sent to the gate driver of the low-side device. The first pulse acts to 
establish the desired load current, and the end of the first pulse can therefore be used to study a 
turn-off transient at that current and voltage point. The beginning of the second pulse can then be 
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used to study the turn-on transient at that same current and voltage. The gate voltage, drain voltage, 
and drain current of the low-side/active device are typically measured in a DPT, partly because the 
active device’s source terminal is a stable voltage for the ground reference of the oscilloscope. 
Figure 4.24 shows an example bench setup for a DPT. The board itself is situated on a hot 
plate to control junction temperature, while the input dc capacitors and output load inductor are 
positioned in safer, room temperature locations. Voltage and current measurement probes are 
connected to an oscilloscope, and temperature measurement is also indicated for precise control of 
device case temperature. The logical pulses are provided here by a programmable function 
generator, although a DSP or FPGA can also be used to generate these pulses. Although not pictured 
here, short-circuit protection is strongly recommended during a DPT, such as with a solid-state  
 
Figure 4.24. Double pulse test bench setup. 
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circuit breaker based on desaturation protection as described in [21], which can be positioned 
between the DPT board and dc bus capacitors to protect the devices under test from accidental 
damage. 
4.3.2 DPT board design 
There are a few noteworthy distinctions for the GaN DPT board, or for any phase leg 
topology with fast-switching devices. First, the decoupling capacitance must be sufficiently high, 
and located very close to the devices to minimize the power loop inductance. Second, the gate 
resistances should be asymmetric, meaning a separate resistor path for the pull-up driver output 
(turn-on) and pull-down driver output (turn-off). This can be accomplished directly with some 
drivers, or a parallel diode may be added for a low-impedance pull-down resistance. Asymmetric 
gate resistance is helpful in controlling the turn-on and turn-off speeds independently, and also for 
mitigating cross-talk [239].  
Lastly, the board must be designed to avoid false switching events due to noise in the signal 
path. The signal isolator or isolated driver IC must be rated for common-mode transient immunity 
(CMTI) at least as high as the expected dv/dt of the device [243]. The PCB layout must also be 
designed to separate the signal loop from gate and power loops. The layout must be fairly dense to 
minimize parasitic inductances from long traces [14]. Even with these measures, it is helpful to add 
a small capacitor directly to the input of the gate driver and signal isolator to filter noise. 
Dynamic characterization is often used to precisely calculate the turn-on and turn-off 
switching energy losses, Eon and Eoff, or various other features of switching waveforms. This usually 
involves designing the DPT board for the fastest achievable turn-on and turn-off speeds, without 
violating any device constraints. The key constraint may be the peak dynamic gate voltage or drain 
voltage, or it may simply be the maximum rated driving voltage with 0 Ω external gate resistance. 
The switching speed limiting constraint may be different for each device under test, but it often 
 
80 
requires careful consideration of PCB power loop and gate loop layout, gate driver IC and signal 
isolator selection, and circuit parameters (driving voltage, resistances, decoupling capacitances). 
4.3.3 Voltage and current measurements 
The challenges associated with dynamic measurement with GaN and fast-switching 
devices has been well-covered in other papers such as [53],[54]. The key takeaway is that both the 
probes and oscilloscope must be suitable for measurement at the desired voltage and bandwidth. 
The required bandwidth can be estimated based on the highest equivalent frequency of the 




 , (4.5) 
where tr and tf are the rise-time and fall-time of the measured waveform (current or voltage), 
respectively. This 0.45 factor is sometimes given as 0.35, depending on the model used for the 
measurement circuit. It is worth noting that the actual slew rate (dv/dt or di/dt) is not a factor in this 
equation. Therefore, a 1-ns transient contains the same frequency components at any voltage. The 
desired bandwidth for GaN transient measurements is on the order of 1 GHz, since that should 
capture sub-nanosecond transients [246]. An example measurement setup might therefore be a 
Tektronix TPP1000 probe for measurements up to 300 V with 1 GHz bandwidth, or a TPP0850 
probe for measurements up to 1000 V with 800 MHz bandwidth.  
In addition to bandwidth, the oscilloscope must be capable of capturing high-resolution 
waveforms in both the horizontal and vertical scales. This means that the sample rate must be high 
enough to capture several samples during a nanosecond-scale transient. For example, the Tektronix 
DPO-4000 series oscilloscope allows up to 5 GHz sampling, and the DPO-5000 series allows up 
to 10 GHz sampling. Both of these oscilloscopes are compatible with the aforementioned probes. 
There are other suitable equipment setups available from other manufacturers, but this 
measurement setup was used to produce the data presented later in this section.  
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As described in [54], probe tip adapters and common-mode chokes should be used to 
minimize ground loop noise for capturing clean and accurate voltage waveforms. The root cause 
of this ground-loop noise is the shared common of all channels in the oscilloscope, connected to 
different grounding points on the board, which adds an inductance that can resonate with parasitic 
capacitances in the test setup. The ground of each probe should be connected to the board very 
close to the tip to minimize the loop, using an adapter such as 131-5031-00 for the TPP1000 probe 
or 013-0291-02 for the TPP0850 probe. Clip-on ferrite cores such as ZCAT3035-1330 from TDK 
can be used to easily add common-mode inductance to any probe cable and filter out ground loop 
current. 
Drain current is particularly challenging for high-bandwidth measurement. Rogowski coils 
may provide a suitable bandwidth for some cases, but since most GaN devices are surface-mount 
components, it is challenging to find a wire or trace for the coil to clamp around. Coaxial current 
shunts, also called current viewing resistors, are the most common measurement device for this 
reason. Although a shunt may add several nH to the power loop inductance, the bandwidth of the 
measurement is in the GHz range. The GHz-bandwidth is accomplished with a four-terminal Kelvin 
connection: two terminals for the oscilloscope connection, and two separate terminals for the actual 
drain current to flow through the shunt resistance [47]. 




2 V resolution for a 500 V scale). Eight bits may be sufficient, as long as the vertical scale is 
adjusted precisely to optimize for each waveform. This is particularly important for accurate drain 
current measurement in turn-off, since the peak current for a turn-on transient may be several times 
higher than the peak current for the turn-off waveform in the same DPT. Re-scaling and re-pulsing 
with optimized vertical scaling for the turn-on and turn-off transient waveforms separately can 
resolve this issue easily. 
 
82 
4.3.4 Deskew procedures for V-I alignment 
For accurate calculation of the switching losses, it is vital that the deskew be set correctly 
for the current and voltage channels to eliminate V-I misalignment. Using the vds channel as a 
reference, the deskew setting of the id channel can be tuned so that the two signals are time-aligned. 
While there are many V-I alignment methods, two techniques that do not require any special test 
setup or fixture will be detailed here. The first is alignment of the initial turn-on voltage drop during 
the current rise-time with the time derivative of the current signal, according to 




where Lloop is the total parasitic inductance of the power loop, Rshunt is the resistance of the current 
measurement shunt, and Vdlb is the forward voltage drop across the synchronous switch when in 
diode-like behavior (DLB) mode. 
This technique can be performed graphically in the oscilloscope or in post-processing 
software such as MATLAB. The derivative function in the oscilloscope may induce some 




𝑖𝑑(𝑡 + ∆𝑡) − 𝑖𝑑(𝑡 − ∆𝑡)
2∆𝑡
 (4.7) 
where ∆t is an increment of the sampling period. The ease of graphical alignment is limited by the 
amount of noise in the current measurement, which is amplified by derivation and may overpower 
the signal itself. Over-filtering of the signal may add skew, so ∆t should be chosen as the lowest 
increment of sampling periods that provides a sufficiently clean did/dt waveform. An added benefit 
of this technique is that it requires adjusting Lloop until the magnitudes on either side of (4.6) match, 
which gives an indication of the total power loop inductance [204]. 
Figure 4.25 shows a flow chart describing it, and Figure 4.26 shows a step-by-step example 
of implementing this technique. In (a), an initial guess is made for Lloop, and only one sampling 
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period is used for ∆t. The bounds of the current rise time are indicated with dashed lines for 
reference. It is difficult to estimate the correct Lloop in (a) due to the noise in the did/dt calculation, 
so the first step is to increase ∆t to three sampling periods as shown in (b). Now, the estimated Lloop 
can be increased until the amplitude of the two plots match well as shown in (c). It is apparent at 
this point that the did/dt waveform is offset to the right, which can be correct by shifting the id 
waveform to the left. Shifting id by 1 ns as shown in (d) causes the waveform based on id to be 
offset to the left. Therefore, the properly deskewed waveforms are given in (e), where id is shifted 
earlier in time by 0.5 ns, as compared with the initial deskew setting of the current measurement. 
The oscilloscope’s deskew setting for this channel can then be updated by adding or subtracting 
the necessary time shift, and the measured data will remain properly deskewed for any further tests. 
The second method for V-I alignment relies heavily on the static characterization. 
According to [213],[247], the experimentally measured turn-on loss at 0 A can be calculated from 
the Coss curve of the high-side device, according to 




At light load, the turn-on loss is very fast and sensitive to V-I misalignment, so this can be matched 
against several 0 A loss measurements to determine a proper current deskew setting. The beginning 
of the first pulse of a DPT is a 0 A turn-on, so this can be used to measure that loss directly. Several 
dc bus voltage points can be measured for further confidence, since the results of (4.8) are voltage-
dependent. However, the error induced by stray capacitance in the PCB, other components, and 
measurement probes can limit the effectiveness of this method. If the did/dt deskew technique is 
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Figure 4.26. Step-by-step procedure for computational I-V alignment of DPT data shown through 
example waveforms, using example GaN FET DPT data. (a) Filter frequency too low; (b) Lloop 




4.3.5 Post-processing of data 
Once turn-on and turn-off waveforms have been captured and the current and voltage 
waveforms are aligned, further analysis can be performed in post-processing as described by the 
flow chart in Figure 4.27. The first step in post-processing is to identify the turn-on and turn-off 
transients intervals from each waveform data set, as well as the timing subintervals within each 
transient. Figure 4.28 shows a flow chart for this procedure, and an implementation using 
MATLAB code can be found in Appendix A. Figure 4.29 and Figure 4.30 show examples of turn-
on and turn-off waveforms for the GS66508P and Infineon GIT, respectively, with the timing 
variables labeled in each. 
The turn-on delay time td,on is defined to begin when gate voltage changes from the off-
state driving voltage (e.g. 0 V), detected based on the slope of the vgs waveform. The current rise 
time tcr starts when the slope of the id waveform becomes positive, and ends when the drain current 
reaches the load current. This marks the beginning of the voltage fall time tvf, which ends at the 
zero crossing of vds. 
The turn-off delay time td,off is defined to begin when gate voltage changes from the on-
state driving voltage (e.g. 7 V), detected based on the slope of the vgs waveform. The start of the 
current fall time tcf can similarly be detected based on a negative slope in the drain current 
waveform, and the end of tcf is detected based on the zero crossing of the drain current. However, 
devices with non-negligible package inductance may experience several id zero crossings before 
the end of the transient. Since the end of the current fall time is also marked by the peak overshoot 
of vds, the correct zero crossing should be the first time that id crosses 0 A with a negative slope that 
occurs after vds exceeds Vdc. With a fast gate voltage transient such as this, the voltage rise transition 
is the same as the current fall transition, so tcf and tvr are equivalent. 















Integrate power to 
calculate Eon (t1~t4) & 
Eoff (t5~t7)
Visualize waveforms


























best-fit trends over 
operating conditions
 




Identify switching transient 
intervals/subintervals
Find turn-on transient mid-
point based on vds = Vdc/2 
(ignore nearby repeats)
Step forward until id > (0.01)IL to find t2
(Options: 0.01 can be adjusted, or did/dt 
can be used for trigger instead)
Step forward until vds < (0.01)Vdc to find t4
(Options: 0.01 can be adjusted higher, or 
as low as 0 V if zero crossing exists)
Find turn-off transient mid-
point based on vds = Vdc/2 
(ignore nearby repeats)
Step forward until
vgs < Vdrv- + (0.1)(Vdrv+-Vdrv-) to find t5
(Options: 0.1 can be adjusted, or dvgs/dt 
can be used for trigger instead)
Step forward until id ≈  0 to find t4
(Options: (0.01)IL or did/dt can also be 
used, if id does not cross 0)
did/dt < 0
and vds > Vdc
at t4?
No
td,on = t2 – t1
tcr = t3 – t2
tvf = t4 – t3
td,off = t6 – t5
tvr = t7 – t6
Visualize calculations 
with best-fit trends 
over operating 
conditions
Determine start and end time 
of turn-on transient window, 
and go to start time
Determine start and end time 
of turn-off transient window, 
and go to start time
Step forward until
vgs > Vdrv- + (0.1)(Vdrv+-Vdrv-) to find t1
(Options: 0.1 can be adjusted, or dvgs/dt 
can be used for trigger instead)
Step forward until id > IL to find 
t3
Step forward until vds > (0.01)Vdc to find t6
(Options: 0.01 can be adjusted, or id > 










Figure 4.29. Turn-on and turn-off transient waveforms for the GaN Systems GS66508P, captured 
























Figure 4.30. Turn-on and turn-off transient waveforms for the Infineon GIT, captured with 400 V 
dc bus and 10 A load current 
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energy losses can be calculated. The Coss-related energy given by (4.8) is only a part of the turn-on 
switching loss. During the current rise time, overlap loss occurs due to some of the load current 
flowing through the channel while it operates in the saturation region, with a drain voltage near the 
dc bus voltage. Once the low-side channel current has taken over the full load current from the 
high-side device, there is further overlap loss as the load current continues to flow through the 
saturated channel and the drain voltage falls. The total turn-on loss can be calculated from a turn-
on waveform using 




where the bounds of the integral should include the current rise time tcr and voltage fall time tvf. The 
instantaneous power used for this integral is shown in the example waveforms of Figure 4.29 and 
Figure 4.30. 
During the turn-on current overshoot, the active device discharges its output capacitance 
through its own channel and this energy is fully lost, but this current is internal and cannot be 
observed during a DPT. The energy lost by this internal Coss discharge is measured during turn-off 
and is generally considered part of the experimentally calculated Eoff. This energy is often called 
Eoss, and can be calculated from the Coss curve using 




Theoretically, this energy should be equal to the turn-off loss at 0 A, but the components and 
measurement probes on the DPT board may contribute additional switch-node capacitance that 
adds loss to Eoff,0A. The turn-off loss should be relatively constant at light load, until the overlap loss 
begins to increase significantly. A trend of Eoff vs. IL typically converges at light load to a value 
Eoff,0A that can be used to back-calculate the stray capacitance at the switch-node if Eoss is known. 






where the bounds of the integral should include the voltage rise time tvr. The instantaneous power 
used for this integral is shown in the example waveforms of Figure 4.29 and Figure 4.30. Choosing 
the best end point for this integral is a challenge in switching loss calculation, because the drain 
current rings around 0 A repeatedly as the transient ends, and the first zero crossing of the drain 
current waveform may not actually give the total losses. The integral should end at the point when 
the maximum amount of energy has been stored in the output capacitor, because after this point, 
all ringing energy should sum to zero. Depending on the magnitude of current ringing, the final 
boundary of the Eoff integral may therefore also be chosen as the point of peak vds overshoot. In 
theory, this should occur at the first zero crossing of id, but this may not be true at all voltage and 
current conditions. 
Figure 4.31 and Figure 4.32 show the switching losses of GaN Systems GS66508P, using 
DPT results at 25 ⁰C with 7 V gate drive and 0 Ω symmetric gate resistance, and calculated using 
(4.9) and (4.11) as a function of dc bus voltage and load current. It is worth noting that the Eoff 
calculation from experimental results is difficult and not very accurate at low current (e.g. below 
2 A) because the turn-off transient extends for hundreds of nanoseconds and accumulates 
significant error due to small measurement inaccuracies in the current waveform. However, 
because of the high switching speed of GaN FETs, the turn-off loss trend should be relatively flat 
at light load, so the loss below 2 A can be extrapolated based on experimental data in the 2-5 A 
range. 
In fact, attempting to compensate the low-current waveforms to improve the accuracy of 
energy calculations may have the opposite effect. Figure 4.33 shows the turn-on and turn-off energy 
losses calculated for the Infineon GIT, with no dc bias adjustment performed. The turn-off loss 
appears to increase slightly from 2 A to 1 A, due to an apparent dc bias error in the current 




Figure 4.31. Turn-on switching energy loss calculated for GaN Systems GS66508P 
 





ends, but rather appears to resonate around a positive dc current. If each current waveform is shifted 
to compensate for the dc bias, so that the current always rings around 0 A after the transient is 
complete, the calculated Eoff shows an apparent downward trend below 4 A as shown in Figure 
4.34. However, the calculated Eoff is constant from 3 A to 15 A, and this value matches well with 
the predicted Eoss from the Coss waveform, so this downward trend below 3 A is incorrect. The data 
processed with no dc bias adjustment is there more accurate, despite the apparent error in the low 
current case. 
In the turn-on waveform, the current overshoot during tvf would normally be due partly to 
reverse recovery charge, but an enhancement-mode GaN FET does not experience reverse 
recovery. Instead, this overshoot is due to the displacement current that charges the high-
side/synchronous device output capacitor as it turns off. 
In the turn-off waveform, the voltage overshoot is due to the stored energy in the power 
loop inductance, which keeps the current flowing into the active device’s output capacitance even 
after it has reached the dc bus voltage, overcharging it and resonating until the energy is damped 
out. 
4.3.6 Synchronous switch measurements 
DPT measurements are typically performed on the low-side device, operating as the active 
switch, while the high-side device operates as the synchronous switch. The synchronous switch’s 
behavior has a major impact on the switching transient of the active switch. Although using a diode 
for the high-side device may be acceptable, the results of such a test are only relevant in a buck 
converter where there is no synchronous switch. The turn-on and turn-off loss in the synchronous 
switch are typically assumed to sum to zero, because it operates in zero-voltage switching (ZVS) 
mode with its body diode or DLB mechanism. To confirm this, the vds and id waveforms of the 




Figure 4.33. Turn-on and turn-off switching energy losses calculated for Infineon GIT at 400 V, 
with no dc bias adjustment. Inset time base waveform shows the turn-off transient at 1 A. 
 
Figure 4.34. Turn-off switching energy loss calculated for Infineon GIT at 400 V, with dc bias 




described. In such a test, the DPT board must be grounded at the DC+ node with the rest of the 
board floating. This means that no other passive probes can be connected, and the polarity of the 
voltage probe must be reversed to measure vsd. Measuring the gate voltage of the high-side switch 
is notoriously challenging, even with a differential probe. In some cases, it is more convenient to 
rearrange the test setup so that the low-side device acts as the synchronous switch, as shown in 
Figure 4.35. 
The turn-on and turn-off waveforms from this test setup can be time-aligned to the active 
switch measurements in the typical DPT setup using the id waveform, which should be nearly 
identical in both cases but vertically offset by IL. Figure 4.36 and Figure 4.37 show an example of 
these time-aligned waveforms during a hard turn-on and turn-off transient of the active switch. 



























Figure 4.36. Switching waveforms for active and synchronous switches for the Infineon GIT 
during a hard turn-off of the active switch, captured with 450 V dc bus and 35 A load current. 
 
Figure 4.37. Switching waveforms for active and synchronous switches for the Infineon GIT 
during a hard turn-on of the active switch, captured with 450 V dc bus and 35 A load current. 
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of cross-talk loss as discussed in the next chapter. 
4.3.7 Calculating internal or unmeasured waveforms 
Another technique for post-processing analysis is the calculation of waveforms 
representing internal device variables or other unmeasured parameters by combining the measured 
data with the static characterization results. Some of these procedures are described in the flow 
chart shown in Figure 4.38, and an example is shown in Figure 4.39. 
For example, the voltage on the parasitic loop inductance and on the synchronous switch 
can be calculated using (4.7) and  
𝑣𝑑𝑠,𝑠𝑦𝑛𝑐 = (𝑉𝑑𝑐 − 𝑣𝑑𝑠,𝑎𝑐𝑡𝑖𝑣𝑒) − 𝑖𝑑𝑅𝑠ℎ𝑢𝑛𝑡 − 𝐿𝑙𝑜𝑜𝑝
𝑑𝑖𝑑
𝑑𝑡
  . (4.12) 
In a similar manner, the internal vds of the active switch can be calculated to compensate 
for the parasitic inductance internal to the device package, using 
𝑣𝑑𝑠,𝑖𝑛𝑡𝑒𝑟𝑛𝑎𝑙 = 𝑣𝑑𝑠,𝑚𝑒𝑎𝑠𝑢𝑟𝑒𝑑 − 𝐿𝑑𝑠
𝑑𝑖𝑑
𝑑𝑡
  . (4.13) 
The inductances of the power loop and the internal package inductance may not be known 
initially, but both can be estimated from the post-processing of various dynamic waveforms. The 
loop inductance is a convenient result of the deskew procedure on an active switch during a hard 
turn-on. Similarly, the internal package inductance can be determined by applying (4.13) to the 
synchronous switch during a hard turn-on of the active switch as in Figure 4.37. In the turn-on 
transient, the drain voltage is clamped at ~0 V by the body diode or DLB mechanism until id reaches 
0 A. Therefore, the non-zero vds in Figure 4.37 from 12 to 17 ns is actually the voltage across the 
internal inductance. In this example, the internal Lds can be approximated as ~2 nH. This same 
technique can then be applied to compensate vds in other transient waveforms, including the active 
switch if the same device is used for both. 
Additionally, the current flowing through the output capacitance of each switch can be 
calculated using the nonlinear capacitance curve from static characterization and
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Figure 4.39. Turn-on and turn-off transients for Infineon GIT with additional unmeasured 





 . (4.14) 
The capacitance must be determined at each instant during the transient as a function of the 
vds waveform at that time. Then, the internal channel current of the active switch can be calculated 
based on the drain current and this Coss current, using  
𝑖𝑐ℎ𝑎𝑛 = 𝑖𝑑 + 𝑖𝐶𝑜𝑠𝑠 . (4.15) 
A few of the useful outputs of this calculation include the peak channel current and the time 
required for the channel to turn off. 
4.4 Summary 
Once both static and dynamic characterizations have been completed, a wealth of 
information is available for the converter design. The conduction and switching losses can be 
predicted for any given operating condition, including the additional loss component from DLB 
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conduction in dead time. Device breakdown can be prevented using the turn-off transient 
waveforms and the drain-source leakage current characteristic. Gate driver parameters and overall 
PCB layout can be designed and verified through DPT. 
Performing a static characterization on a GaN device can be relatively straightforward with 
the right equipment, but there are many choices and settings to optimize before the results can be 
trusted. Dynamic characterization also requires specific measurement equipment, in addition to a 
well-designed DPT board with suitable probe connections. Post-processing of both static and 
dynamic test results can extract the desired information from a large data set of sweeps and 
waveforms. With an understanding of these techniques and challenges, characterization of GaN 




Chapter 5  
Experimental Study of Cross-Talk in a GaN-Based Phase Leg 
5.1 Introduction 
As mentioned in the previous two chapters, cross-talk is a common issue with WBG power 
devices, particularly when the gate drive circuit is designed for the maximum achievable switching 
speed. Although active or multi-level driving solutions can be implemented to mitigate cross-talk, 
the most conventional method is simply to reduce the switching speed by using a higher turn-on 
gate resistance. This presents a design tradeoff between cross-talk loss and overlap loss, prompting 
an in-depth study of the relative contribution of losses from each. Because cross-talk loss occurs in 
both devices of the phase leg, the losses are difficult to characterize with the conventional double 
pulse test setup. A comprehensive study of the cross-talk mechanism for an enhancement-mode 
GaN device (GaN Systems GS66508P) was therefore performed to better predict overall switching 
losses. 
5.2 Test setup 
The current flowing through Cgd is proportional to the dvds/dt in both the active and 
synchronous devices. The turn-on speed and magnitude of dvds/dt is highest at light load, high dc 
bus voltage, and low temperature. Driving with 0 Ω gate resistance at 400 V, 25 ºC, and 1 A results 
in a peak dvds/dt of 200 kV/μs. This study will focus on experimental results at 400 V and 25 ºC, 
because these conditions produce the fastest switching and the worst case for cross-talk. The driving 
voltage was chosen as 7 V, the maximum rated steady-state gate voltage from the device 
manufacturer. 
Three separate gate drive cases were studied for switching loss measurement in the active 
device. The results of these experiments were compared to estimate loss due to cross-talk as well 
as overall switching loss. 
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The circuit shown in Figure 5.1 (a) was used to measure the overlap and Coss-based 
switching losses, with limited impact from cross-talk. For this case, the synchronous device gate 
and source sense terminals were shorted together directly at the device pads, providing a low-
impedance gate loop path for the Cgd displacement current to flow. Because of the internal device 
resistance and inductance, there may still be enough ringing on vgs,int to turn the synchronous device 
on, but this could be considered the “best case” for limiting cross-talk. However, it is not practical 
to use this design for a synchronous switching buck converter or phase-leg topology. 
The circuit shown in Figure 5.1 (b) could be considered the “worst case” for cross-talk, 
because the same gate resistance was used for both turn-on and turn-off. This is generally not 
recommended for WBG devices, but it is still sometimes used for the sake of simplicity. 
Finally, the circuit shown in Figure 5.1 (c) is the one recommended by the device 
manufacturer. It uses an asymmetric gate drive, with a discrete gate resistor for turn-on that is 
bypassed by a low-impedance Schottky diode in the turn-off path. This could be considered the 
“practical case,” because it allows the designer to mitigate cross-talk while still controlling the 
switching states of both devices. 
The synchronous device in a phase leg is typically considered to operate in ZVS and 
experience no switching losses, but this is no longer true with the effects of cross-talk. Figure 4.35 
allows for experimental analysis of the switching transients in the synchronous device. The same 
DPT board and test setup is employed, but the load inductor is connected to the low-side device 
rather than the high-side device, and the logic inputs to the high-side and low-side of the gate driver 
are reversed. In this configuration, the synchronous device is the low-side device and therefore the 
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Figure 5.1. Double pulse test circuit schematic. (a) with no cross-talk, (b) with symmetric gate 
resistance, (c) with asymmetric gate resistance. 
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5.3 Effect of cross-talk on active switch 
The effect of cross-talk on the turn-on transient can be seen clearly in Figure 5.2 and Figure 
5.3. Figure 5.2 compares the best case and the worst case with a gate resistance Rg,ext of 10 Ω, 
showing a longer turn-on time and a shoot-through current of about 20 A in the worst case. Figure 
5.3 compares the best case and practical case, showing very little effect from cross-talk with an 
asymmetric gate drive. However, the overall turn-on loss can still be greatly reduced by dropping 
the gate resistance to 0 Ω. In this case, using an asymmetric gate drive is not necessary, since the 
0 Ω resistance is the primary path for turn-on or turn-off and bypasses the Schottky diode 
completely. 
As expected, the turn-on loss of the active device is correlated to both load current and gate 
resistance. This is true for all three of the cases described. Figure 5.4 shows the turn-on loss for the 
cross-talk best case, with the synchronous device gate-source input shorted. Figure 5.5 shows the 
additional turn-on losses caused by cross-talk with the worst case, estimated by subtracting the best 
case loss from the worst case loss. These cross-talk losses become prohibitive with even as little as 
5 Ω gate resistance. Part of this additional energy is lost as the shoot-through current flows through 
the saturated active device channel, and some extra overlap energy is lost, when the shoot-through 
current extends the turn-on transition.  
Figure 5.6 shows the additional turn-on losses caused by cross-talk in the practical case, 
estimated by subtracting the best case loss from the calculated practical case loss. Unfortunately, 
Figure 5.6 does not show a clear trend of loss vs. gate resistance or load current. This calculation 
assumes that no spurious switching occurs in the best case, which may not be accurate due to 
ringing on the internal gate loop impedance. However, some general conclusions can be drawn. 
The results show that cross-talk losses with an asymmetric gate driver are approximately 5 μJ in 




Figure 5.2. Turn-on transient waveforms of GS66508P at 400 V and 10 A with Rg,ext = 10 Ω, 
showing the best case as a solid line and the worst case as a dashed line. 
 
Figure 5.3. Turn-on transient waveforms of GS66508P at 400 V and 10 A with Rg,ext = 10 Ω, 
showing the cross-talk best case as a solid line and the asymmetric drive case as a dashed line. 
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Figure 5.4. Turn-on loss of GS66508P for an active device, with the cross-talk best case gate 
drive circuit. 
 
Figure 5.5. Additional turn-on loss of GS66508P due to cross-talk, with the cross-talk worst case 




Figure 5.6. Additional turn-on loss of GS66508P due to cross-talk, with the practical case using 
an asymmetric gate drive. 
the overall dvds/dt of both active and synchronous devices is strongly determined by the turn-on 
gate resistance of the active device. This is not obvious from the results shown in Figure 5.6, but 
some verification is provided in the synchronous device analysis presented in the next section. 
Choosing a conventional (i.e. symmetric) gate drive circuit with a non-zero gate resistance 
also increases the turn-off loss, as shown in Figure 5.7. The active device turn-off loss with 0 Ω 
mostly consists of the energy stored in the device’s output capacitance Coss, but there is significant 
overlap loss as the turn-off gate resistance is increased. With an asymmetric gate drive, the turn-
off loss is approximately the same as the 0 Ω case in Figure 5.7, because the Schottky diode 
provides a very low impedance path for turn-off gate current. Considering turn-on, turn-off, and 
cross-talk losses in the active devices, the 0 Ω gate resistance case clearly results in the lowest 





Figure 5.7. Turn-off loss of GS66508P for an active device in the cross-talk best case. 
5.4 Effect of cross-talk on synchronous switch 
The losses occurring in the synchronous switch due to cross-talk can be estimated by 
comparing the measured energy lost to the synchronous device during the turn-on of the active  
device to the energy recovered from the synchronous device during the active device turn-off 
transient. Because the synchronous device switching transitions are ZVS, there should be no 
overlap losses and the speed of the turn-on and turn-off should not impact the switching energy in 
either case. Therefore, any loss occurring in the synchronous switch will be due to cross-talk. This 
loss is shown for a sweep of operating conditions in Figure 5.8. It is interesting to note that in the 
case of cross-talk, the load current does not have a significant effect. Since the voltage slew rate 
(dvds/dt) during the hard turn-on transient is primarily a function of the gate driver speed and the dc 




Figure 5.8. Cross-talk loss in the synchronous switch with  GS66508P, as a function of Rg and 
Vdc. 
Two example turn-on transients with 0 Ω and asymmetric 20 Ω drivers are compared in 
Figure 5.9. The asymmetric 20 Ω driver produces a much longer turn-on time and loss, but the loss 
is reduced by several μJ due to reduced cross-talk. 
After the turn-off dvds/dt transient is over, some additional energy is lost due to cross-talk 
in the 5-20 ns following the transient. The Cgd displacement current in the synchronous device 
induces a negative gate voltage for a short time after the turn-off, and the magnitude of this negative 
vgs increases with higher gate resistance and higher load current. It is interesting to note that this 
negative spurious voltage occurs after the dvds/dt transient, not during the transient as is typical for 
cross-talk. Figure 5.10 compares the turn-off transient waveforms with 0 Ω and 20 Ω, showing a 
negative gate voltage of about -10 V in the 20 Ω case with 10 A load current. As explained 
previously, the forward voltage drop during DLB is approximately equal to the sum of the internal 
gate voltage and the drop across the channel resistance Rsd,rev. The conduction loss during the dead 




Figure 5.9. Synchronous device transient waveforms for GS66508P, during active device turn-on 
at 400 V and 10 A with an asymmetric gate drive circuit, showing Rg,ext = 0 Ω with a solid line 
and Rg,ext = 20 Ω with a dashed line.  
 
Figure 5.10. Synchronous device transient waveforms for GS66508P, during active device turn-
off at 400 V and 10 A with an asymmetric gate drive circuit, showing Rg,ext = 0 Ω with a solid line 
and Rg,ext = 20 Ω with a dashed line. 
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Turn-off cross-talk can be mitigated with a Zener diode in the gate drive circuit, connected 
directly between the source sense and gate terminals to provide a low-impedance path in parallel 
with Cgs during the turn-off transient. This will also add parallel capacitance between the gate and 
source and slow down the turn-on transient, but it may be necessary in cases with extreme negative 
vgs spikes that risk damage to the gate. 
5.5 Tradeoff of asymmetric Rg selection 
From the results presented here, it is clear that a conventional gate drive circuit with non-
zero gate resistance is not an effective option for this device, due to heavy overlap and cross-talk 
losses during both turn-on and turn-off transients. An asymmetric gate drive circuit presents an 
alternative, with lower cross-talk losses at turn-on and overlap losses at turn-off. However, the turn-
on overlap loss is still increased significantly with higher gate resistance. 
To choose the optimal asymmetric turn-on gate resistance, it is important to consider the 
tradeoff between overlap switching loss and cross-talk induced shoot-through loss. Figure 5.11 
shows the total switching energy loss expected from a sweep of Rg and IL conditions at 400 V dc 
bus, considering the cross-talk loss of both switches, as well as their Coss-related loss and overlap 
loss. 
An asymmetric gate drive with 20 Ω of turn-on gate resistance may reduce overall cross-
talk loss by 5-10 μJ when compared to a conventional gate drive circuit with 0 Ω. However, this 
adds as much as 80 μJ at the full rated load. Based on these experimental results, an asymmetric 
gate drive circuit with 5-10 Ω may be appropriate for light load applications below 10 A with the 
device studied. However, this only results in approximately the same overall losses, and not a 
significant reduction. This design will also lower the peak dvds/dt during turn-on, which will be 





Figure 5.11. Overall switching energy loss as a function of Rg and IL, demonstrating tradeoff 
between cross-talk and overlap losses. 
5.6 Summary 
The switching losses due to cross-talk for an enhancement-mode device have been studied, 
and a methodology has been developed that can be applied to other GaN or fast-switching devices. 
The experimental study included a range of gate resistances with three different driver 
configurations. Analysis of the results showed that the cross-talk loss increases at higher dc bus 
voltage, and with lower turn-on gate resistance. Conventional symmetric gate resistance driving 
circuits were shown to be prohibitively lossy, although a symmetric 0 Ω gate resistance was shown 
to be the most effective option for higher load cases due to significant overlap loss reduction. In 
certain load conditions, the most efficient driving scheme may be an asymmetric gate resistance, 
but this tradeoff will depend on the device under test as well as the driving circuit, components, 
and even PCB layout being implemented. This study is therefore most effective as a methodology 
for performing such a characterization, as well as a road map for the trends that can be investigated 
in such a study. 
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Chapter 6   
Modeling of Hard-Switching Transients in a GaN Phase Leg 
6.1 Introduction 
Although the e-mode GaN HFET is similar to a MOSFET, its unique characteristics must 
be considered carefully in order to accurately analyze the experimental results. Therefore, a 
simplified model was developed to understand the turn-on and turn-off transients. Although this 
simplified model is not intended for simulation, the equations can be used to better understand and 
interpret experimental results. The model is aimed at understanding and explaining some of the 
trends and properties that were discovered during the characterization process, which are not 
explained by the conventional model of a MOSFET. 
As such, equations for the internal device voltages and currents were developed for the 
subintervals of a turn-on and turn-off transient. These equations, however, do not consider the gate 
loop inductance, which will cause additional resonance during each subinterval, especially in the 
gate voltage waveform. It also does not fully consider the impacts of the load inductance and stray 
inductances in the power loop, except for the initial drop in voltage during turn-on. 
The model was applied to help explain two specific features of the device. First, the 
consequences of the Miller effect on the turn-on and turn-off switching transients were analyzed, 
because the assumption of a simple Miller plateau was not observed in the experimental results. 
Second, a method to scale turn-on losses with elevated temperature was developed, based on room 
temperature Eon and static characterization data. 
6.2 Subcircuit model 
The subcircuit model shown in Figure 6.1 was developed by overlaying the internal 
junction capacitances, parasitic capacitances, and channel resistance from Figure 3.12 on the 





















Figure 6.1. Subcircuit model for an enhancement-mode GaN HFET. 
connected for the device considered here Cd,sub can be lumped with Cds. The equivalent resistance 
of the channel is represented here as a variable resistor rchan, although the behavior of the channel 
in the saturation region could be more accurately represented by a voltage-dependent current source 
ichan. The field plate structure of the device will heavily impact the characteristics of the junction 
capacitances, so they are pictured in this figure as well. However, the exact structure for these field 
plates is unknown for the device considered here, so they will only be considered insomuch as they 
impact the values for lumped capacitance Coss, Ciss, and Crss which was measured with a precision 
impedance analyzer. 
6.3 Hard turn-on transient behavior 
The typical turn-on transient for a phase leg with GaN HFETs or other fast-switching 
devices is shown in Figure 6.2, with the current paths for each subintervals shown with arrows. 
Initially, the load current flows through the synchronous device’s diode-like reverse 
conduction mechanism (DLB) as shown in Figure 6.2 (a). This stage continues until the active 
device gate voltage reaches its threshold, and the active device channel begins to conduct current 
in the saturation region. During this turn-on delay time, the gate voltage, channel current, drain 
current, and drain-source voltage can be described by 
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(a)      (b) 
 
         
 (c)      (d) 
 
Figure 6.2. Current in a phase leg during a hard turn-on transient with fast-switching devices. 
(a) Before turn-on transient and during turn-on delay time; (b) During current rise time; (c) 







] 𝑑𝑡 (6.1) 
𝑖𝑐ℎ𝑎𝑛 = 0 𝐴 (6.2) 
𝑖𝑑 = 0 (6.3) 
𝑣𝑑𝑠 = 𝑉𝑑𝑐   . (6.4) 
Once the gate voltage reaches the threshold voltage, the device turns on in the saturation 
region, and the drain current begins to rise. At this time, the load current commutates from the 
synchronous device to the active device. The voltage on the synchronous device is clamped to zero, 
so it cannot begin to block any voltage yet. The parasitic power loop inductance Lloop blocks some 
of the dc voltage during this subinterval. With a dense board design, this drop should be relatively 
small compared to Vdc. During this current rise time, the gate voltage, channel current, drain current, 










)] 𝑑𝑡 + 𝑉𝑡ℎ (6.5) 
𝑖𝑐ℎ𝑎𝑛 = 𝑔𝑓𝑠(𝑣𝑔𝑠 − 𝑉𝑡ℎ) (6.6) 
where gfs is the large-signal transconductance, a physical parameter of the device that can be 
measured experimentally by finding the slope of the transfer characteristic. 








where Vsync,dlb is the forward voltage drop of the GaN FET when operating in DLB mode. 
Once the current is fully commutated to the active device channel, the synchronous device 
turns off and can block dc voltage, so the voltage fall time begins. This point is also defined as the 
moment when vgs reaches the Miller voltage. During the voltage fall time shown in Figure 6.2 (c), 
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the output capacitance in the active device is discharged into its saturated channel, and this energy 
is lost. Simultaneously, the output capacitance of the synchronous device is charged with current 
from the dc bus and decoupling capacitors, and this displacement current flows through the 
saturated active device channel and incurs additional loss. Here, the gate voltage, channel current, 
and drain current can be described by (6.5) - (6.7), but the drain-source voltage is now given by 







where Coss,active and Coss,sync are the output capacitances of the two devices at the instantaneous 
voltage of each, because they are highly nonlinear.  
The gate voltage is conventionally assumed to be constant during this subinterval, but the 
Miller plateau can be avoided with fast-switching devices and effective gate driver design. Further 
analysis on the Miller effect interactions during the voltage fall time will be discussed later in this 
chapter. 
In a MOSFET phase leg, there will also be a reverse recovery current from the synchronous 
body diode during this time, but an e-mode GaN HFET has zero reverse recovery, so this can be 
ignored. A cascode GaN HFET will still experience some reverse recovery due to the Si device on 
the gate, but an antiparallel Schottky diode can eliminate reverse recovery in this case.  
Another important factor in the voltage fall time is the shoot-through current across the 
phase leg induced by the Miller effect in the synchronous device, shown in Figure 6.3. The 
mechanism causing cross-talk in the synchronous device was discussed in Chapter 2 and Chapter 
3, and shown in Figure 3.12. Chapter 5 also experimentally demonstrated the impact of cross-talk 
on turn-on loss. For analysis of the turn-on transient behavior, it is necessary to understand that the 
current in the active device channel due to cross-talk will be equal to the total current through the 
synchronous device as its channel turns partially on. Because the total active channel current is 
limited by the gate voltage, the shoot-through current will reduce the channel current available for 
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displacement of the two output capacitors as shown in Figure 6.3. Considering this new channel 
current component, (6.9) becomes 






) 𝑑𝑡  .  (6.10) 
The current ishoot-through can be determined by the induced gate voltage on the synchronous 
device, as in  
𝑖𝑠ℎ𝑜𝑜𝑡−𝑡ℎ𝑟𝑜𝑢𝑔ℎ = 𝑔𝑓𝑠(𝑣𝑔𝑠,𝑠𝑦𝑛𝑐 − 𝑉𝑡ℎ) (6.11) 




where Vs is the off-state supply voltage on the synchronous device gate drive (typically 0 V), Rg,int 
is the device’s internal gate resistance, Rg,ext,off is the external gate resistance of the turn-off path, 
and Rpd is the pull-down on-resistance of the gate driver IC. This equation neglects the impact of 
the gate loop inductance, which may be significant in some cases. 


















Figure 6.3. Impact of cross-talk on voltage fall time in a phase leg, showing the induced shoot-
through current with a purple dashed line. 
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shown in Figure 6.2 (d), and the turn-on transient is essentially complete. However, there may be 
some ringing between the junction capacitances and parasitic loop inductances as the switch-node 
voltage settles to ILRds-on. This ringing is not analyzed in depth here, because the experimental 
results presented earlier have shown that the net energy losses during this time are very small. 
Figure 6.4 shows the theoretical turn-on waveforms divided into these subintervals. The 
lightly shaded area shows the charge associated with displacement current in the output capacitors 
of the two devices, qoss,active and qoss,sync, which contribute a fixed amount of turn-on energy loss for 
a given dc voltage, regardless of load current or temperature. These losses are given by 




𝐸𝑜𝑛,𝐶𝑜𝑠𝑠,𝑎𝑐𝑡𝑖𝑣𝑒 = ∫ [𝐶𝑜𝑠𝑠,𝑎𝑐𝑡𝑖𝑣𝑒(𝑣) + 𝐶𝑠𝑡𝑟𝑎𝑦,𝑎𝑐𝑡𝑖𝑣𝑒]×𝑣 𝑑𝑣 
𝑉𝑑𝑐
0
.  (6.14) 
The area with hatched shading in Figure 6.4 shows the charge associated with conduction 
of the load current through the saturated channel during the turn-on transient, which contributes 
energy loss that is dependent on the time duration of the transient. This loss is considered overlap 
loss, and can be improved with faster gate drive design. Some simplified equations for this overlap 
loss will be discussed later in this chapter. 
Although the consequences of charging the synchronous device output capacitor are 
considered here, the actual energy deposited into Coss,sync is not. The losses described by (6.13) and  
(6.14) both occur in the resistive channel of the active device. The energy stored in the synchronous 
device as it begins to block voltage should be recovered during the following turn-off transient, so 
it is not typically considered a component of phase leg switching losses. The turn-on energy loss 
Eon is conventionally defined as the sum of the overlap losses and (6.13), because the energy loss 






















It is important to note that during this transient, the term Vdrv represents the voltage at the 
output of the gate driver, which is not a constant. In a fast-switching device, the rise time of the 
driver may be longer than the turn-on delay time and affect the gate voltage during multiple 
subintervals. Also, the on-resistance of the pull-up resistor continues to limit the gate driver current 
even after the rise time is complete. A simplified driver voltage model is used here, which assumes 
a constant ramp rate during the pull-up rise time, then beyond that time, the driver voltage will be 
𝑉𝑑𝑟𝑣 = 𝑉𝑝 − 𝑖𝑔𝑅𝑝𝑢 (6.15) 
where Vp is the positive supply voltage on the driver and Rpu is the on-resistance of the pull-up 
transistor, generally given in the driver datasheet. 
A final consideration for the turn-on transient is the voltage overshoot that occurs on the 
synchronous switch at the end of the transient, when the active switch vds approaches 0 V and its 
drain current id falls back down to IL. This overshoot is approximately equal to Lloopdid/dt, and did/dt 















   . (6.16) 
However, it is difficult to intuitively interpret the derivative of capacitance with respect to time. 





and its derivative with respect to drain voltage rather than time. This ratio and its derivative can 
then be treated as a characteristic of the device itself, irrespective of switching speed, although still 
related to the operating dc bus voltage. The drain can be approximated as (6.18) throughout the 
voltage fall time by substituting this ratio into (6.16), and incorporating (6.31), which will be 
derived later in this chapter.  
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𝑖𝑑 ≈ 𝐼𝐿 + 𝑥𝐶𝑖𝑐ℎ𝑎𝑛 (6.18) 














From (6.19), it can be seen that did/dt is most affected by the magnitude and slope of the channel 
current, and the significance of the output capacitive curve’s nonlinearity with respect to voltage. 
At the end of the turn-on transient, the channel current falls rapidly as it exits the saturation region 
and becomes ohmic, so it is difficult to model ichan or dichan/dt at this time. However, this equation 
is still helpful in understanding factors that impact the voltage overshoot on the synchronous switch 
at the end of the turn-on transient. This relationship will be investigated and verified experimentally 
in Chapter 8. 
6.4 Hard turn-off transient behavior 
The hard turn-off transient is distinct from turn-on because of the direction of the load 
current when the transient occurs. As a result, the channel can be turned off completely before the 
end of the turn-off transient, whereas in turn-on, the channel must remain in the saturation region 
for the duration of the transient. The load current displaces charge between the active and 
synchronous device output capacitors. Because of the directions of the load current and 
displacement currents, the conductive channel in parallel with the output capacitors actually slows 
down the turn-off transient, thereby causing turn-off overlap loss until the gate voltage turns off the 
channel completely. This means that a fast gate driver can nearly eliminate all overlap losses during 
the turn-off transient and avoid any Miller plateau from occurring by dropping below Vth before 
dvds/dt is significant. 
Figure 6.5 shows the subintervals involved in the turn-off transient of a phase leg. In Figure 
6.5 (a), the load current continues to flow through the active device channel, as the gate voltage 
































































  (c)     (d) 
 
Figure 6.5. Current in a phase leg during a hard turn-off transient with fast-switching devices. 
(a) Before turn-off transient and during turn-off delay time; (b) During current fall and voltage 
rise time, while channel is turning off; (c) During current fall and voltage rise time, after channel 








𝑣𝑔𝑠 = 𝑉𝑝 −∫[
(𝑣𝑔𝑠 − 𝑉𝑑𝑟𝑣)
(𝑅𝑔,𝑖𝑛𝑡 + 𝑅𝑔,𝑒𝑥𝑡)𝐶𝑖𝑠𝑠
] 𝑑𝑡 (6.20) 
and this turn-off delay time continues until vgs reaches the Miller voltage, when the device enters 




+ 𝑉𝑡ℎ .  (6.21) 
Once the gate voltage reaches the Miller voltage, the device channel becomes more 
resistive than Rds-on, and the load current begins to commutate to the two parallel output capacitors 
of the active and synchronous devices. Figure 6.5 (b) shows this subinterval. Because neither 
capacitor is clamped by a diode or Ohmic channel, this allows both the voltage rise time and current 
fall time to occur simultaneously. During this time, the gate voltage can be described by 









)] 𝑑𝑡 (6.22) 
and the currents can be described by (6.6) and (6.7). Based on the channel current, the drain-source 







  (6.23) 
 During this time, the portion of the load current that flows through the saturated channel 
causes resistive energy loss. However, the energy deposited into the active device output capacitor 
is not truly lost here. It is conventionally considered part of Eoff, but this energy is not resistively 
lost until the next turn-on transient, and is given by (6.14). 
With a slow gate driver or heavy load, the entire voltage rise time may be described by this 
subinterval. However, because of the low input capacitance of GaN HFETs, the saturated channel 
will actually turn off much earlier than the displacement of output capacitor charge. Once vgs falls 
below the threshold voltage, the transient continues as shown in Figure 6.5 (c). The same equations 
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(6.7), (6.22), and (6.23) describe this second part of the voltage rise and current fall time, but the 
channel current is now 0 A, so dvds/dt increases as the full load current acts to displace output 
capacitor charges. Because no further resistive losses can occur, only lossless displacement occurs 
here, including the energy stored in Coss,active, as well as the recovery of the energy stored in Coss,sync. 
After the charge displacement is complete, the voltage rise time and current fall time are 
over, and the full load current flows into the synchronous device, either in a body diode or in the 
GaN’s DLB mode. 
It is important to consider the nonlinear output capacitance when analyzing the turn-off 
transient. At the beginning of the transient, the total switch-node capacitance is relatively high, 
since the synchronous device has a low drain-source voltage. Therefore, the dvds/dt is initially quite 
low. The voltage drop across the resistive channel can potentially remain very low, as long as it 
turns off before vds increases enough for the switch-node capacitance to fall. If this condition is met, 
the turn-off overlap loss can be nearly zero. 
As with conventional MOSFETs, the turn-off typically ends with a voltage overshoot on 
the active switch, but there is an interesting distinction for the GaN HFET. As opposed to a true 
body diode, the GaN DLB can support a momentary reverse voltage, if a negative voltage spike 
occurs on the synchronous device vgs. This cross-talk mechanism was explained in Chapter 5 in 
greater detail. Unless the gate driver is designed to prevent turn-off cross-talk, the vds overshoot 
experienced by the active device will be 
𝑣𝑑𝑠,𝑜𝑣𝑒𝑟𝑠ℎ𝑜𝑜𝑡 = −(𝑣𝑑𝑠,𝑠𝑦𝑛𝑐 + 𝐿𝑙𝑜𝑜𝑝
𝑑𝑖𝑑
𝑑𝑡
) .  (6.24) 
The magnitude of the did/dt at this moment can also be approximated as it was with the turn-on 
transient earlier, using the relationship given by (6.18) and (6.19). However, in most load conditions 
with a reasonably fast gate drive, the channel current will most likely fall to zero before the end of 












 . (6.25) 
Here, the magnitude of the overshoot voltage has a second-order relationship with load current, and 
is also strongly related to the total switch-node capacitance curve as well as the nonlinearity of the 
Coss curve near 0 V. Along with the turn-on overshoot, this relationship will be investigated and 
verified experimentally in Chapter 8. 
6.5 Analysis of the Miller effect and its impact on the voltage rise and fall transients 
of a GaN FET 
The Miller effect is a well-known phenomenon in three-terminal power devices, including 
the cross-talk discussed previously, as well as the Miller plateau in turn-on and turn-off transients. 
The term “Miller plateau” describes the seemingly flat point in the gate voltage waveform during 
the dvds/dt of either turn-on or turn-off transients. The cause for this effect is Cgd, the Miller 
capacitance shared by the gate loop and power loop, which causes a negative feedback on the 
changing gate voltage. It was mentioned earlier in this chapter that the turn-off Miller plateau can 
be avoided during turn-off with a fast gate drive. The turn-on Miller effect cannot accurately be 
described as a plateau for fast-switching devices. The effect of Cgd on dvgsdt is important to consider 
for fast-switching devices such as GaN, but it should be treated as a finite change in slope rather 
than a plateau. The goal of this section is to derive a general model that describes the gate voltage 
in enhancement-mode (e-mode) GaN FETs, and consequently the switching speed dvds/dt. To verify 
these equations, experimental double pulse test (DPT) waveforms for the turn-on and turn-off of 
an e-mode GaN FET were compared with waveforms calculated using the proposed model. In 
particular, the shape of vds during the dvds/dt transient was examined. As a second verification, the 
peak dvds/dt of a GaN FET was calculated under a variety of operating conditions, and then 
compared with experimental results. 
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6.5.1 Derivation of transient model considering the Miller Effect 
Figure 6.6 (a) shows a detailed equivalent circuit for a phase leg with e-mode GaN FETs. 
The device under test (DUT) for experimental comparison is the GS66508P from GaN Systems, 
which is a four terminal device with a Source Sense pin to decouple the gate and power loops. In 
this circuit, parasitic resistances, inductances, and capacitances of both switches, their gate drivers, 
and the remainder of the PCB are considered. The bottom device is considered as the active switch 
in this circuit, and the top device as the synchronous switch, although these can easily be reversed 
if the load current source is connected differently. 
Figure 6.6 (b) shows a simplified equivalent circuit during turn-on or turn-off, replacing 
the switch with a current source and neglecting parasitic inductances. The power loop and gate loop 
inductances were ignored for this analysis, although in reality they do affect the dvds/dt transient 
behavior. The consequences of this simplification will be discussed later in this chapter.  
Analysis of the gate node produces (6.26), which can be then rearranged into (6.27) using 
the lumped capacitances typically found in device datasheets (output capacitance Coss, input 






















If the gate voltage is assumed to plateau at the Miller voltage, (6.28) is equivalent to (2.4), 
the conventional Miller Plateau model. However, analysis can be performed at the drain node to 
develop the model further: 
















































Figure 6.6. Equivalent circuit of active device during turn-on voltage fall time, (a) Detailed 





Using the conventional model for saturated channel current, (6.28) can be further clarified 
by substituting 
𝑖𝑐ℎ𝑎𝑛 − 𝐼𝐿 = 𝑔𝑓𝑠(𝑣𝑔𝑠 − 𝑉𝑀𝑖𝑙𝑙𝑒𝑟) (6.29) 
where VMiller is the Miller voltage of the switch at a given operating condition, given by (6.21). 
Combining (6.28) and (6.29) and lumping the capacitances produces 






  . (6.30) 
Because the change in vgs is very small compared to the change in vds during the dvds/dt 
interval, and the capacitance Coss,active+Coss,sync is also much greater than Crss, the dvgs/dt term can be 






  . (6.31) 
The junction capacitances of a GaN FET are nonlinear and unique to the device, so this 
analysis will avoid forcing an exponential curve on the nonlinear Coss characteristic, and rather treat 
these as variables that can be determined from the datasheet or a curve tracer at any given vds. Even 
if these are both the same type of device, Coss,active and Coss,sync must be determined separately at any 
instant during the switching transient, as each will vary with respect to its voltage bias. 
At this point, the model given by (2.5) diverges from the proposed model. In order to 
remove the vgs term from the dvds/dt equation, [67] neglects both Cgs and Coss,ync. But rather than 
eliminating the vgs term, the equation can be rearranged to establish a differential equation for gate 












) (𝑣𝑔𝑠 − 𝑉𝑀𝑖l𝑙𝑒𝑟) . (6.32) 
This equation demonstrates the clamping behavior of the Miller effect on gate voltage. The 
first term on the right side represents the current supplied by the gate driver, and the second term 
accounts for the current demanded by Cgd due to the change in output voltage. The Miller effect 
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works in opposite polarity to the driver current during either the turn-on or turn-off transient, and 
the overall consequence is that the gate voltage is held close to the Miller voltage until the transient 
is complete. However, the gate voltage must rise above the Miller voltage during turn-on, and 
below it during turn-off, in order for any charge to be displaced in Coss. The extent of the deviation 
from VMiller depends on the relative magnitudes of these two terms. Although solving (6.30) 
analytically for vgs is possible, the nonlinear capacitances make it more useful to perform discrete-
time integration with a software platform such as MATLAB. 
The gate voltage can be effectively modeled by (6.32) for both turn-on and turn-off, but 
(6.31) holds true for turn-on only. In the turn-off transient, the gate voltage may drop below the 
threshold voltage, which means that no channel current flows at all. Therefore, (6.31) can be 
















,    𝑣𝑔𝑠 > 𝑉𝑡ℎ
  . (6.33) 
Most of the parameters in these equations can be determined from device or driver 
datasheets. The driving voltage Vdrv can be modeled as an ideal voltage source with a linear rise or 
fall time specified by the gate driver datasheet, and the pull-up and pull-down resistances of the 
driver are included in the lumped gate resistance Rg for turn-on and turn-off, respectively. The large 
signal transconductance gfs can be found from the device’s transfer characteristic, as the average 
slope ∆Id/∆Vgs over the desired current range. Similarly, the Miller voltage VMiller can be interpolated 
from the transfer characteristic at the operating current and temperature. 
The Miller effect is only considered in this model during the voltage rise time and fall time. 
During the turn-on current rise time, while the channel current is rising to IL, vds is affected by the 
voltage drop across the parasitic loop inductances more than the Miller effect, as given by (6.8). 
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The loop inductance can be extracted from the board layout using a software tool, or 
estimated based on experimental results. In reality, both the loop inductance and the Miller effect 
take part in the current rise time and voltage rise/fall times, but here (6.8) is used only to determine 
vds at the start of the voltage fall time. 
 
6.5.2 Verification with experimental results and simulation 
Figure 6.7 and Figure 6.8 show the turn-on and turn-off waveforms produced from discrete-
time calculation with the proposed model, as well as experimental results for GaN Systems 
GS66508P previously published in [204],[239]. Figure 6.7 shows the results with 20 Ω external 
gate resistance, and Figure 6.8 shows the faster switching case when 0 Ω external gate resistance 
is used. The vds and vgs waveforms match well with experimental results, particularly the slope of 
the vds waveform and the shape of vgs during the dvds/dt interval. 
In both turn-on waveforms, the gate voltage continues to rise even after the dvds/dt transient 
begins, then dives sharply at the point when the Miller effect becomes stronger than the current 
supplied by the gate driver. In the turn-off waveforms, the gate voltage nearly plateaus during the 
transient, but continues decreasing steadily. In fact, with higher load current, the gate voltage may 
reverse direction and start to increase during the turn-off transient. For accurate consideration of 
gate current, it is important to note that in GaN FETs, Cgs is strongly nonlinear with respect to vgs 
[245]. However, this data is not readily available in many device datasheets and must be measured 
experimentally. Alternatively, it can be extracted from the gate charge characteristic curve available 
on most device datasheets, as the slope of Qg with respect to Vgs. 
Figure 6.9 shows the vds waveforms calculated from (2.4), (2.5), and the proposed model, 
along with the experimental results. All three models become somewhat less accurate with lower 
gate resistance when switching speed increases, but the proposed model remains very close to the 
experimental results, while (2.4) and (2.5) predict a much shorter rise and fall time. 
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Figure 6.7. Turn-on (a) and turn-off (b) waveforms for GaN Systems GS66508P driven with 
Si8233 at 7 V and 20 Ω, with 400 V dc bus and 10 A inductive load current. Solid lines show 
discrete-time calculated waveforms using the proposed model, and dashed lines show 
experimental results from a double pulse test. 
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Figure 6.8. Turn-on (a) and turn-off (b) waveforms for GaN Systems GS66508P driven with 
Si8233 at 7 V and 0 Ω, with 400 V dc bus and 10 A inductive load current. Solid lines show 
discrete-time calculated waveforms using the proposed model, and dashed lines show 
experimental results from a double pulse test. 
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Figure 6.9. Turn-on (a) and turn-off (b) vds waveforms for GaN Systems GS66508P driven with 
Si8233 at 7 V, with 400 V dc bus and 10 A inductive load current 
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Rg,ext = 20 Ω Rg,ext = 0 Ω
 
136 
The neglected inductances cause a horizontal skew in the vgs and vds waveforms, which 
reverse polarity when did/dt changes direction in the turn-on waveform. The skew between id and 
vds prevents accurate loss prediction with this model, and this error becomes even more significant 
as switching speed increases. For this reason, this model focuses on the slopes and overall shapes 
of these waveforms rather than switching loss.  
6.5.3 Prediction of peak dvds/dt 
The proposed model can also be applied to predict the peak dvds/dt during turn-on and turn-
off. As further verification of the model’s accuracy, these predictions are compared with 
experimental results and calculations using (2.4) and (2.5). The highest dvds/dt should occur at the 
highest vgs during turn-on, when the channel conducts the most current, and at the lowest vgs during 
turn-off, when the channel conducts the least current. 
Determining the peak value of (6.31) in turn-on requires first finding the highest value of 











Now, (6.34) can be substituted into (6.31) to find the peak dvds/dt in turn-on. In order to 
determine the capacitances for this calculation from the datasheet curves, it is also necessary to 
estimate the Vds where this peak dvds/dt will occur. Based on (6.31), the slope of dvgs/dt will likely 
remain positive until Crss suddenly increases in size and causes vgs to begin dropping (often 
occurring when vds falls below 50-100 V). Conveniently, this is also the point where output 
capacitance begins to increase dramatically. Therefore, for solving (6.34), Coss and Crss can be 
determined from the curve at the voltage where Crss experiences a steep slope, and Csync can be 
determined from the curve at the dc link minus that voltage. Figure 6.10 shows an example of this 
parameter extraction using the 650 V GaN Systems GS66508P datasheet [166]. 
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(a)      (b) 
Figure 6.10. Parameter extraction for peak dvds/dt prediction, using the datasheet for GaN 
Systems GS66508P. 
For turn-off, the peak dvds/dt will likely occur when vgs is below Vth, as described in (6.34). 
The capacitances in this case are easier to determine, as the peak is likely to occur near the middle 
of the voltage rise time when the total output capacitance of both switches is nearly constant, so vds 
can be estimated at Vdc/2 for parameter extraction. 
Figure 6.11 shows the peak turn-on dvds/dt for the GS66508P, and Figure 6.12 shows the 
peak turn-off dvds/dt. The proposed method is much closer to the experimental results than (2.4) or 
(2.5). It is clear from these comparisons that all three models approach the experimental results at 
high gate resistance, when the device begins to behave more like a slower-switching Si MOSFET 
and a Miller plateau is likely to occur. However, at lower gate resistance, the gate voltage passes 
the Miller voltage by several volts during both transients, and the proposed model captures the peak 









Figure 6.11. Peak turn-on dvds/dt predictions with different external gate resistances, for GaN 
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Figure 6.12. Peak turn-off dvds/dt predictions with different external gate resistances, for GaN 
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6.6 Analysis of the temperature dependency of the turn-on transient 
6.6.1 Introduction 
One distinction between Si, SiC, and GaN semiconductors is their behavior at elevated 
junction temperature. Both Si and SiC exhibit little change in switching loss at higher temperature. 
However, enhancement-mode GaN devices have been shown to experience higher turn-on loss at 
elevated junction temperature, requiring a robust cooling design to prevent thermal runaway. This 
has been shown in the previous chapter as well as in [52], and it points to a fundamental difference 
between GaN and other power semiconductor materials. 
The effect of temperature on GaN transconductance has been well-studied in prior 
literature, and is generally attributed to the decrease in 2DEG density and quantum well depth 
[248]. This work will show that the increased turn-on losses can be explained by the negative 
temperature coefficient of transconductance for these GaN devices. A relationship will be derived 
between junction temperature and turn-on loss, and verified experimentally with the GaN Systems 
GS66508P. The results shown in the previous chapter demonstrate that turn-on and turn-off overlap 
switching losses increase with temperature, but the increase in turn-on loss is much more significant 
and should not be ignored in GaN-based converter design. 
Performing DPT at elevated temperature is very challeging with GaN devices, because of 
the chip-scale or PQFN packaging commonly used rather than bulkier TO-220 or TO-247 packages 
that are easier to heat. Elevating the temperature of the GaN device with a hot plate requires a 
connection on the top-side of the device or through the PCB, neither of which is convenient in a 
DPT. Alternatively, placing the entire board in an oven to heat the device compromises the other 
components, as well as affecting the integrity of measurement probes. Therefore, it is more 
desirable to perform the DPT at room temperature and scale the measured losses based on available 
static parameters.  
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The switching transients and losses of Si power MOSFETs have been well studied, but the 
interactions between device and board parasitics makes it difficult to analytically predict switching 
losses without experimental data. For this work, DPT experiments were performed at elevated 
temperatures, and a temperature-dependent model is proposed to predict the turn-on losses as 
junction temperature increases. 
6.6.2 Relationship between transconductance and turn-on loss 















   . (6.36) 
The losses due to the displacement of Coss stored energy in the active and synchronous 
devices are independent of turn-on time. The time-independent loss in the active device due to the 
synchronous device Coss can be calculated from (6.13). The loss component due to the discharge of 
the active device Coss into its own channel is given in (6.14) [247]. 
The remaining losses during tcr and tvf,sat are strongly dependent on the duration of the turn-
on transient. During tcr, the voltage is nearly constant at Vdc while the channel current rises linearly 




𝑡𝑐𝑟(𝑉𝑑𝑐𝐼𝐿) . (6.37) 
During tvf,sat, the channel conducts the full load current while the voltage drops from Vdc to 
nearly 0 V. The voltage during tvf,sat is determined by the nonlinear Coss characteristic. If the voltage 
drop is initially approximated as linear, the time-dependent losses during this interval can be 






𝑡𝑣𝑓,𝑠𝑎𝑡(𝑉𝑑𝑐𝐼𝐿)  .  (6.38) 
The total turn-on loss can be described as the sum of these four components, but the 
component given in (6.14) is generally considered as turn-off loss. This energy is actually lost 
during the turn-on transient, but it can only be experimentally measured during the turn-off 
transient, when the energy is stored in the active device Coss. Therefore, the conventional definition 
of turn-on loss can be described as the sum of these three components: 
𝐸𝑜𝑛 = 𝐸𝑜𝑛,𝐶𝑜𝑠𝑠,𝑠𝑦𝑛𝑐 + 𝐸𝑜𝑛,𝑐𝑟 + 𝐸𝑜𝑛,td,𝑣𝑓  .  (6.39) 
6.6.3 Effect of temperature on transconductance 
For a given device, the turn-on speed is mainly determined by the operating voltage and 
current, the Coss characteristic, gate driver speed dvgs/dt, and device transconductance gfs. If dvgs/dt 
and gfs are both relatively high, the device channel will conduct more current, and the Coss charge 
will be displaced quickly. However, GaN is distinct from Si and SiC in that its transconductance 
has a significant negative temperature coefficient. For the device under test (DUT) considered in 
this analysis, GaN Systems GS66508, gfs was experimentally measured with a curve tracer over the 
rated temperature range. The calculation for average gfs is given in (6.40), and the results over the 
device temperature range are shown in Figure 6.13. 
𝑔𝑓𝑠 =
𝐼𝑑𝑠𝑠(𝑣𝑔𝑠=5𝑉)  − 𝐼𝑑𝑠𝑠(𝑣𝑔𝑠=2𝑉)
(3 𝑉)
 (6.40) 
The average transconductance drops by about one half over the rated temperature range of 
the DUT. According to (6.6), this also reduces the channel current while the device is operating in 
saturation, and consequently lengthens tcr and tvf,sat. As given in (6.35) and (6.36), this increases the 




Figure 6.13. Average transconductance of GaN Systems GS66508P from static measurement over 
temperature. 
6.6.4 Special case if gate voltage saturates 
In the experimental verification of this model, a special case was observed in which the 
analysis in the previous section no longer holds. If the tvf,sat becomes long enough that the gate 
voltage vgs reaches Vdrv while the device is still displacing Coss charge, then the gate voltage saturates 
at Vdrv and can no longer increase. The channel current will be limited by the driving voltage after 
that time. Therefore, the voltage fall time can no longer be determined from (6.36). Instead, it must 
be modeled as two distinct subintervals, tvf,sat1 and tvf,sat2. 
This special case will occur when 





  .  (6.41) 
The turn-on transient for this special case is shown in Figure 6.14. During the second 
















Figure 6.14. Turn-on transient analysis of the active device for the special case when gate 





𝑖𝑐ℎ𝑎𝑛,𝑡𝑣𝑓𝑠𝑎𝑡2 = 𝑔𝑓𝑠(𝑉𝑑𝑟𝑣 − 𝑉𝑔𝑠,𝑡ℎ)  .  (6.42) 
Therefore, the displacement current will be fixed during this subinterval, rather than 
increasing as in tvf,sat1. The Coss charge will be displaced at a fixed, non-increasing rate, and the new 



















  . (6.46) 
Since the voltage is still dropping from Vdc to 0 V during the combined voltage fall time, 




(𝑉𝑑𝑐𝐼𝐿)(𝑡𝑣𝑓,𝑠𝑎𝑡1 + 𝑡𝑣𝑓,𝑠𝑎𝑡2)  .  (6.47) 
In the experimental verification of this model, the special case was only observed at higher 
junction temperatures. This did not occur at room temperature, because the recommended driving 
voltage and room temperature gfs allowed for a saturation channel current much higher than the 
rated maximum load current. This case is more likely to occur when the driving voltage or 
transconductance is low, the displacement charge qoss is high, and the Miller effect is relatively 
weak. 
6.6.5 Consideration of nonlinear Coss 
For the analysis in the previous two sections, the voltage drop during the voltage fall time 
was treated as linear. This was necessary for the theoretical understanding of temperature 
dependence, but the nonlinear Coss characteristic can be used to improve the accuracy of the model. 
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The linear approximation is inherently an underestimate, because the voltage is exponentially 
decreasing, and the average voltage during tvf should be higher than Vdc/2. 
The Coss characteristic is given in the datasheet for most devices. For the DUT in this 
analysis, Coss was measured with a precision impedance analyzer and also published in [166] among 
others. Figure 6.15 shows the total switch-node capacitance, which is the sum of the active device 
and synchronous device Coss as the switch-node voltage falls from 400 V to 0 V and is calculated 
by 
𝐶𝑠𝑤(𝑣𝑠w) = 𝐶𝑜𝑠𝑠(𝑣𝑠𝑤) + 𝐶𝑜𝑠𝑠(𝑉𝑑𝑐 − 𝑣𝑠𝑤)  .  (6.48) 
The Coss-related switching losses can be calculated from this curve, and the total charge 
displaced qsw can be calculated as a function of switch-node voltage using 
𝑞𝑠𝑤(𝑣𝑠𝑤) = ∫ 𝐶𝑠𝑤(𝑣)𝑑𝑣
𝑉𝑑𝑐
𝑣𝑠𝑤
  .  (6.49) 
Figure 6.16 shows the results of this calculation. The total displacement charge in both 
devices is equal to 2qoss and can be found from the qsw curve when Vsw = 0 V.  
Accounting for this nonlinear capacitance complicates the turn-on loss analysis, because 
the calculation requires integration of switch-node voltage over time as in 




where vsw(t) can be determined from a combination of the vsw vs. qsw characteristic given by (6.48) 







𝑡2  .  (6.51) 
This calculation is more accurate, but requires a software tool such as MATLAB to solve. 
The Coss characteristic can be imported and interpolated, then a discrete-time interval can be used 
to calculate qsw and Eon,td,vf. 
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Similarly, (6.47) can be revised to  




where vsw(t) can be determined from (6.47) and (6.49), and 




where vsw(t) can be determined from (6.47) and  
𝑞𝑠𝑤(𝑡) = 𝑞𝑠𝑎𝑡1 + [𝑔𝑓𝑠(𝑉𝑑𝑟𝑣 − 𝑉𝑔𝑠,𝑡ℎ) − 𝐼𝐿]𝑡 .  (6.54) 
6.6.6 Assumptions and simplifications for the model 
a) Average transconductance  
In this analysis, the average transconductance was used, because that parameter is listed in 
most device datasheets or can be calculated from published curves. However, gfs is actually variable 
during the transient and increases as a function of the gate voltage vgs and potentially also with 
output voltage vds. To investigate this relationship, the transconductance was measured dynamically 
for the DUT, using a double pulse test as described in the previous chapter. In a typical DPT, the 
externally measured vgs is not an accurate representation of the true internal vgs due to the voltage 
drop across the internal Rg and Lgs of the device package. For this dynamic gfs characterization, an 
external gate resistance of 1 kΩ was used so that the voltage drop across the internal device 
impedance was negligible in comparison. Using these vgs and Idss measurements, a dynamic gfs vs. 
vgs characteristic was determined during the current rise time. Figure 6.17 shows the gfs calculated 
from two turn-on transients and two turn-off transients, demonstrating the positive correlation 
between gfs and vgs. However, the average gfs between 2 V and 5 V matches the static measurement 




Figure 6.15. Output capacitance at the switch-node, with the DUT switching at 400 V. 
 
Figure 6.16. Charge displaced in the active and synchronous devices as the switching node 





Figure 6.17. Transconductance of GS66508P measured during dynamic testing at 25 ºC. 
b) Constant gate voltage slope 
The slope dvgs/dt was approximated as a constant value for this analysis. However, this 
slope will drop exponentially as the gate voltage approaches the driving voltage. Because gfs 
increases with gate voltage and dvgs/dt decreases, the product gfsdvgs/dt remains fairly constant 
during the transient. It would improve the accuracy of the model to consider both dvgs/dt and gfs as 
vgs-dependent variables, but this would add considerable complexity. Instead, it is effective to use 
the average values for both. 
c) Negligible Miller effects 
As shown earlier in this chapter, a fast gate drive circuit can minimize the Miller effect, so 
that dvgs/dt is only somewhat reduced during the voltage fall time tvf,sat. This requires a gate driver 
IC that can provide sufficient current, and the total impedance of the gate loop must be minimized 
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with low resistance and a dense layout. Common-source inductance is also critical, so a Kelvin gate 
connection should be used when possible. 
Even if these conditions are met, there may still be significant ringing in the vgs, vds, and 
ichan waveforms at the end of tvf,sat, because Cgd gets much larger at low voltage. The ringing on Cgd 
will cause the device to alternate between the ohmic and saturation regions several times before 
Cgd has fully discharged. However, as long as it only occurs near the end of tvfsat, the losses due to 
this ringing are generally not very significant. 
d) Constant threshold voltage 
For some power devices, the threshold voltage Vgs,th may be affected by temperature. 
However, the DUT and most GaN devices have a very stable threshold voltage over temperature, 
so it was not considered as a significant factor in this analysis. 
e) Low power loop inductance 
The parasitic power loop inductance Lloop is usually minimized for GaN-based converters 
with a dense board design and optimal device packaging. However, Lloop still causes an initial drop 
in Vsw during tcr, which may not be negligible. However, this drop occurs on the active device when 
its voltage is high and its capacitance is at its lowest, and the magnitude of Lloop is not affected by 
temperature, so the effects of Lloop were neglected in this analysis. 
f) Cross-talk loss 
Lastly, the additional loss in the saturated channel due to cross-talk in the synchronous 
device was not considered in this analysis. The DPT experiments for this work used a gate-source 
shorted synchronous device to minimize cross-talk effects. Additionally, the previous chapter 
showed that the cross-talk component of turn-on loss is not noticeably impacted by temperature. 
Cross-talk should not be ignored for turn-on loss estimation, but the magnitude of this loss can be 
considered separately from the temperature-dependent losses. 
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6.6.7 Simplified linear approximation 
In GaN-based converter design, it is common to perform a DPT with the chosen device, 
driver, and layout to characterize the switching losses at the intended operating voltage and current 
condition. It is therefore desirable to scale these results for the intended operating temperature, 
without the need to elevate device temperature during testing. Although the detailed model could 
be used for this purpose, it is useful to consider the linearized model described by (6.37) and (6.38). 
Because the majority of overlap loss occurs during the voltage fall time, the turn-on loss can be 
estimated for a given temperature using a simple scaling factor with the approximation 
𝐸𝑜𝑛,𝑇𝑗 ≈ 𝐸𝑜𝑛,𝐶𝑜𝑠𝑠,𝑠𝑦𝑛𝑐 + 𝑘𝐸𝑜𝑛,𝑇𝑗(𝐸𝑜𝑛,25𝐶 − 𝐸𝑜𝑛,𝐶𝑜𝑠𝑠,𝑠𝑦𝑛𝑐) (6.55) 
where 𝐸𝑜𝑛,25𝐶 is the experimentally measured turn-on loss at the operating current and voltage, 
𝐸𝑜𝑛,𝐶𝑜𝑠𝑠,𝑠𝑦𝑛𝑐 is the loss calculated with (6.13) based on the nonlinear Coss characteristic, and kEon,Tj 




  .  (6.56) 
This scaling factor will typically be between 1 and 2 depending on the GaN device under 
test, and it can be easily determined from the device datasheet. Typical datasheets show the transfer 
characteristic at various gate voltages, with 25 ºC junction temperature and a higher Tj such as 
125 ºC or 150 ºC. Average transconductance can be calculated from these characteristics using 
(6.40) at each temperature, and the gfs at the intended operating temperature can be determined with 
linear interpolation. 
This approximation requires no tuning or simulation, but its accuracy heavily depends on 
the experimental turn-on loss data at room temperature and the Coss characteristic, as well as 
consideration for any additional capacitance from the PCB and test setup. It is also more limited in 
application than the detailed model, because it assumes that the voltage fall time is longer than the 
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current rise time. With high current and very low voltage, the scaling factor may begin to approach 
kEon,Tj2. 
6.6.8 Experimental verification  
Double pulse testing (DPT) was performed on the DUT at junction temperatures ranging 
from 25 ºC to 150 ºC, with an 8 V gate drive and 0 Ω external gate resistance. Experimental test 
setup, results, and device characterization were detailed in the previous chapter. The channel 
current waveform was estimated using the technique described in Chapter 4. It is important to note 
that the measured external gate voltage is only an approximation of the true internal gate voltage, 
so it is not equivalent to the vgs used in this theoretical analysis. Rather than rely on this waveform, 
the value for average dvgs/dt was tuned based on experimental data for turn-on time and loss, and 
determined to be approximately 1 V/ns in the 400 V switching case. 
Figure 6.18 shows the turn-on transients at 400 V and 30 A, with junction temperatures of 
25 ºC and 150 ºC respectively. At 25 ºC, the device exits the saturation region as the gate voltage 
is still increasing, reaching a peak channel current of 85 A before the device enters the ohmic region 
and the channel current quickly drops to IL. At higher temperature, vgs reaches the driving voltage 
before all of the Coss charge has been displaced, resulting in the special case described previously. 
The channel current is then held at ~50 A until the Coss charge has been displaced and the device 
drops into the ohmic region. In both waveforms, the ringing due to Cgd is very pronounced as the 
device enters the ohmic region, but the net energy loss during this ringing period is low, since vds 
has already dropped to nearly 0 V. 
Using the derived model, switching times and energy loss were calculated across the 
current and temperature range at 200 V and 400 V. Experimental results were not used in these 
calculations, except for tuning dvgs/dt as previously mentioned. Figure 6.19 - Figure 6.22 compare 




Figure 6.18. Experimental turn-on transient waveforms of the active device at 400 V and 30 A, 
(a) 25 ºC and (b) 150 ºC. 
well with experimental results, although it is shown to be slightly less accurate in some cases. With 
low voltage or high load current, the assumptions made in Section V begin to break down, 
especially regarding the Miller effect and the significance of the initial voltage drop across the loop 
inductance. However, the model matches experimental results very well if the average dvgs/dt is 
tuned appropriately. 
Figure 6.23 and Figure 6.24 show the linear approximations at 400 V and 200 V, 
respectively. This approximation matches experimental results even more closely than the detailed 
theoretical model, because it is directly based on the DPT results at 25 ºC. However, this 
approximation relies on even more assumptions than the detailed analytical model, so it may not 





Figure 6.19. Experimental results for current rise time of the DUT at 400 V, with the dashed lines 
showing calculated tcr based on the detailed analytical model. 
 
Figure 6.20. Experimental results for voltage fall time of the DUT at 400 V, with the dashed lines 




Figure 6.21. Experimental results for Eon of the DUT at 400 V, with the dashed lines showing 
predictions by the detailed analytical model 
 
Figure 6.22. Experimental results for Eon of the DUT at 200 V, with the dashed lines showing 




Figure 6.23. Experimental results for Eon of the DUT at 400 V, with the dashed lines showing the 
linear approximations calculated using published datasheet parameters and DPT data at 25 ºC. 
 
Figure 6.24. Experimental results for Eon of the DUT at 200 V, with the dashed lines showing the 




The general switching behavior of the enhancement-mode GaN HFET has been described 
with a subcircuit model and subinterval analysis. The voltage and current equations for each 
subinterval were given, neglecting some complexities such as power loop and gate loop inductance. 
These equations were then verified for overall waveform shape through comparison with 
experimental results and simulation. One of the significant elements studied in this model was the 
Miller effect during turn-on, which causes a reduced gate voltage slope during the voltage fall time, 
followed by a sharp drop near the end of the transient. 
Another element of this analysis was the effect of temperature on the turn-on loss of the 
enhancement-mode GaN device. The root cause of temperature-dependent turn-on loss was 
attributed to decreased transconductance. Using theoretical analysis and experimental results, a 
turn-on loss model was developed to predict the effect of elevated junction temperature at any given 
current and voltage condition for a GaN device, based on the average transconductance over 
temperature. A detailed analytical model was developed, as well as a simplified linear 
approximation. The scaling factor kEon,Tj allows for typical room temperature DPT switching loss 
results to be adjusted for any operating temperature using only the transfer characteristic published 
on the device datasheet. This approximation was shown to be both simple and accurate. Accurate 
and comprehensive loss calculation is critical for effective thermal design, to prevent thermal 
runaway. Because turn-off loss does not change much with temperature, and Tj vs. Rds-on trends are 
readily available, turn-on loss is the final component needed for calculating total losses. The 





Chapter 7  
A Fast Overcurrent and Short-Circuit Fault Protection Scheme for GaN GITs 
7.1 Introduction 
Because of the relatively small die size of GaN devices, it is particularly important for the 
overcurrent protection scheme to respond quickly by turning off the faulted device and the entire 
converter. Recent literature has shown that a healthy GaN FET can be destroyed by a short circuit 
pulse as brief as 400-600 ns at 400 V [88-96], and in some cases even 200 ns [97-99]. This short-
circuit capability increases significantly with lower bus voltages, but degradation may occur with 
any sustained short circuit condition. 
Conventional desaturation overcurrent protection has been shown to function well for GaN 
in [100-102] with a total response time as low as 200 ns, but the desaturation detection circuit adds 
capacitive loading to the drain of the GaN device, increasing both the response time and the 
switching loss. The noise induced by the sensing diode in a desaturation circuit typically requires 
additional blanking time when implemented in a real converter, so even 200 ns may not be 
practically achievable. The unique characteristics of the GaN Gate Injection Transistor (GIT) 
enable an alternative protection scheme with the potential for fast response and negligible impact 
on switching performance. 
7.2 Theory of operation 
Figure 7.1 shows a subcircuit model of the GaN GIT in steady-state, a modified version of 
the previously presented subcircuit model given in Figure 6.1. The p-doped GaN layer beneath the 
gate shifts the threshold positively to make the device enhancement-mode. The cause of this 
positive shift is the diode created at the junction of the p-GaN and the AlGaN, which must be 
forward biased with a small current to complete the 2DEG channel and turn the device on. Since 





















Figure 7.1. Subcircuit model for GaN GIT, showing explanation for Id-Vgs relationship when Ig is 
fixed. 
channel resistance is located in series between this diode and the source terminal (or “Source Sense” 
pad, in the case of a four-terminal device with a Kelvin source). The distributed resistance of the 
2DEG can be represented by three lumped parameters: r2 is the portion directly beneath the gate, 
which is depleted by the reverse-biased diode when the device is turned off; r1 is the portion on the 
source side of the gate; and r3 is the portion on the drain side of the gate. The lumped resistances r1 
and r3 also include the contact metallizations and any other resistances between the 2DEG and the 
source and the drain terminals. 
The typical gate drive circuit for a GIT provides a transient voltage pulse to the gate at the 
moment of turn-on, to enable fast and low-loss switching. Once this pulse decays, the driver 
provides a steady-state current to the gate, Ig,ss. This current is in the range of 10-50 mA, and keeps 
the diode forward-biased for full enhancement of the 2DEG channel. The driver is designed to 
provide whatever voltage is needed between the gate and source terminals to provide this steady-
state current, typically in the range of 2.5-5 V as shown previously in Figure 4.15. This voltage 
varies with Ig,ss, as well as temperature and output conditions. Because of the location of r1 within 
the gate loop, this resistance acts as a current shunt to sense the total current flowing through it, as 
given by 
𝑉𝑔𝑠 = 𝑉𝑔𝑠,𝑑𝑖𝑜𝑑𝑒 + (𝐼𝑑 + 𝐼𝑔)𝑟1  .  (7.1) 
 
160 
Since Ig,ss is in the mA range, this means that the externally applied gate voltage Vgs,ss can 
be approximated with 
𝑉𝑔𝑠,𝑠𝑠 = 𝑉𝑔𝑠,𝑑𝑖𝑜𝑑𝑒 + 𝐼𝑑𝑟1  .  (7.2) 
Once the turn-on transient is complete, this voltage can be used to sense the drain current and detect 
an overcurrent or short circuit condition. 
7.3 Verification of concept with device characterization results 
The relationship between Id and Vgs,ss was confirmed with both static and dynamic 
characterization results, using the methodology described in Chapter 4. Figure 7.2 shows the results 
of testing with a curve tracer on an Infineon GIT with a sweep of junction temperatures and drain 
currents, matching the linear correlation given by (7.2), with r1 approximately equal to 14 mΩ. This 
correlation shows very little variance with temperature, which further reinforces the proposed 
protection scheme. 
 
Figure 7.2. Id-Vgs,ss relationship from static characterization results for an Infineon GIT with 
Ig,ss = 25 mA. 
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However, it is also important to consider the nature of this relationship in a transient case. 
Figure 7.3 shows the gate voltage measured during double pulse testing across a range of 
temperature and current conditions, with two different measurement intervals. The first samples Vgs 
at 20 ns after the end of the turn-on transient (i.e. when vds reaches 0 V). At this time, the gate 
voltage is still recovering from the higher voltage pulse generated by the driver for fast turn-on, 
and is therefore higher than indicated by the static characterization results. The second curve shows 
the same measurement sampled 120 ns after the end of the turn-on transient, and the results match 
very well with the static characterization across the full temperature range. This demonstrates the 
tradeoff between selection of the blanking time and the protection threshold, which will be 
discussed further in the next section. 
Figure 7.4 shows the slope of Vgs with respect to both Id and Tj, recorded at 120 ns after the 
turn-on transient end, using the same data shown in Figure 7.3. The sensitivity of the gate voltage 
to load current does indeed vary over the operating temperature range of the device, but the impact 
of temperature becomes negligible as the drain current approaches 30-40 A. Selecting an 
overcurrent threshold in this range makes it nearly immune to junction temperature variation. 
7.4 Inductive overcurrent protection circuit design 
Figure 7.5 shows a schematic of the first implementation of the overcurrent protection 
circuit, based on the relationship between Id and Vgs. This version of the circuit was designed 
specifically for limitation of inductive overcurrent conditions, rather than short-circuit fault 
conditions. The primary components of the circuit include the following: 
• The gate driver IC (AN34092B from Panasonic), marked by the shaded box, which provides 
the transient voltage pulse at turn-on, as well as a constant current Ig,ss during steady-state 
• The GIT itself (from Infineon), along with the discrete components of the gate drive circuit 







Figure 7.3. Id-Vgs relationship from dynamic characterization (DPT) results of an Infineon 
GIT with Ig,ss = 25 mA. (a) Turn-on waveforms for six temperatures 25-150 ⁰C superimposed; 
(b) Gate voltages for six temperatures measured at 20 ns and 120 ns after turn-on transient 







Figure 7.4. Vgs relationships with (a) Id as a function of Tj, and (b) Tj as a function of Id, from 
dynamic characterization (DPT) results of an Infineon GIT with Ig,ss = 25 mA, measured at 




































Figure 7.5. Schematic for first implementation of overcurrent protection circuit. 
• An RC circuit at the buffered gate output, used to provide blanking time by filtering out any 
noise, spikes, and the gate overshoot experienced during the turn-on transient. In this 
implementation, the capacitance is provided by the diodes D2 and D3, which are PD3S160 
from Diodes, Incorporated. These diodes also act to protect the comparator input from potential 
spikes in gate voltage, and also add ~80 pF of filtering capacitance to the vgs sense node as 
shown in Figure 7.6. 
• A latching comparator (LT1711 from Linear Technology), which detects whether the filtered 
gate voltage is above a predefined reference voltage Vref, and latches to a low state.  
• An AND gate to combine the PWM control input and the output of the comparator, which 
should be high-state (logical 1) in normal conditions with no overcurrent fault. In this 
implementation, the AND gate is provided internally by the Panasonic gate driver. 
• A reference voltage, Vref, which can be set with a resistor divider or an adjustable regulator on 
the voltage supplying the driver, Vp. 
The response time of the protection circuit will be the sum of the blanking time, the 




Figure 7.6. Effective filter capacitance added to vgs sense node by diodes D2 and D3. 
propagation delays of the comparator and driver are 11.5-15.5 ns and 32-47 ns respectively, 
indicating a total delay of 43.5 - 62.5 ns. Dynamic characterization of the Infineon GIT showed a 
total turn-off time of 12 ns with 400 V bus voltage and 30 A load current, using an off-state driving 
voltage of -3 V and 0 Ω turn-off gate resistance. This turn-off time includes the turn-off delay and 
the current fall time, which both decrease at higher load current, so 12 ns can be considered the 
worst-case for the likely protection threshold above the 30 A rating of the device. Taking into 
account the propagation delay of the circuit and the turn-off time of the GIT, the total response time 
of the protection circuit is estimated to be less than 80 ns, plus the blanking time, with a protection 
threshold greater than 30 A. 
The blanking time and threshold voltage selection present a tradeoff that will depend on 
the experimentally selected gate driver circuit parameters and the slew rate of the fault current 
(did/dt). This slew rate will depend on the exact circumstances of the overcurrent fault, which in 
this case is assumed to be an inductive overcurrent condition. For a shoot-through fault in which 
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one device is suddenly replaced by a short circuit (i.e. the device terminal have been shorted 
together), did/dt will be primarily limited by the power loop inductance and dc bus voltage, which 
is likely the worst case. For example, an overlap-induced shoot-through failure at 400 V with a 
loop inductance of 10 nH could reach a current slew rate as high a 40 A/ns. However, the much 
more likely case is that a PWM overlap occurs due to failure in the DSP, isolation, or gate driver. 
In this case, the highest did/dt will be equivalent to the did/dt that occurs during a normal turn-on 






  .  (7.3) 
7.5 Short-circuit protection circuit design 
In order to protect the GIT from short-circuit overcurrent faults, it was necessary to 
implement a soft turn-off (STO) function to reduce the gate voltage more slowly than the gate 
driver’s normal turn-off speed. Turning off the GIT too quickly in a short-circuit fault condition 
may cause a high drain voltage overshoot that destroys it from overvoltage rather than overcurrent. 
This STO function is typically accomplished with a MOSFET connected between the gate terminal 
and the off-state driving voltage Vs, combined with a larger gate resistor and/or capacitor to slow 
down the turn-off speed [102],[103],[249]. The soft turn-off function shown in Figure 7.7 simplifies 
this circuit by eliminating the need for passive components. The speed of the turn-off is controlled 
instead by the MOSFET itself, which is operated in the saturation region to provide a fixed quantity 
of current to bring the gate voltage down slowly. As shown, the source of this STO MOSFET is 
connected to Vs, and its gate voltage is controlled by a NAND gate driven by the comparator output. 
This NAND gate (SN74LVC1G00 from TI) outputs a voltage Vcc- (-5 V in this case) during normal 
operation, and 0 V when a fault occurs. Referenced to Vs (which in this case is -3 V), the STO 
MOSFET’s Vgs is therefore -2 V during normal operation and 3 V when a fault occurs. 
SSM3K15AMFV from Toshiba was selected as the STO MOSFET, based on its transfer 
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characteristic. This MOSFET has a threshold voltage of 0.8-1.5 V, and provides 300 mA of drain 
current when operated in saturation with Vgs = 3 V from 25 to 100 ⁰C. The positive supply voltage 
of the NAND gate was initially designed to be adjustable. If another MOSFET is used, or a different 
GIT is being protected by the circuit, the direct utilization of 0 V for the positive NAND gate supply 
may not be effective, and this voltage may need to be provided by another regulator. However, in 
this case SSM3K15AMFV at Vgs = 3 V was confirmed to turn off the faulted GIT slowly enough 
to prevent catastrophic drain overvoltage. 
The STO MOSFET must draw enough current to slowly bring down the faulted GIT’s gate 
voltage, but it must also absorb the steady-state current provided by the gate driver IC (25 mA in 
this case). To prevent damage to this MOSFET, this current must be terminated at some time after 
the STO triggers. The overcurrent detection comparator provides a delayed output that turns off the 
gate driver IC as previously implemented in Figure 7.5. This delay must be long enough to allow 
the STO function to complete, and was set as ~200 ns in this implementation. 
In the experimentally implemented version shown in Figure 7.7 (a), this circuit is fully 
isolated and referenced only to the source voltage of the protected device. The fault is visibly 
indicated using an LED driven at the comparator output, and a reset function is provided by a button 
connected to the latch pin of the comparator. Figure 7.7 (b) shows a variation of this circuit that is 
recommended for implementation in an operating converter. The STO function remains, but the 
delayed driver turn-off function is provided by a digitally isolated connection to the control DSP. 
The fault indication and reset functions are also provided by an isolated DSP link. 
7.6 Advantages of this protection scheme 


















Gray Box: Internal Functions of AN34092B
Green: On State (Pull-Up Transistor)
Red: Off State (Pull-Down Transistor)
Purple: Overcurrent Protection Circuit












































Gray Box: Internal Functions of AN34092B
Green: On State (Pull-Up Transistor)
Red: Off State (Pull-Down Transistor)
Purple: Overcurrent Protection Circuit


























Figure 7.7. Schematic for short-circuit protection circuit, including (a) version implemented for 
experimental verification, and (b) version recommended for converter implementation. 
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1) The first is response time, owing in part to the lack of any diodes that must turn on before the 
protection can be triggered. No sensing diodes are required in this case, because the voltage 
being sensed will always be in the range of +/- 5 V. The ringing that results from the diode 
changing state is a major cause for increased blanking time and noise immunity concerns. Noise 
immunity concerns and excessive blanking time can therefore be avoided by sensing this 
relatively stable gate voltage instead of drain voltage. 
2) The second is minimal impact on switching speed or loss. Desaturation protection adds 
capacitive loading in parallel with Coss, which slows down the switching transient and adds 
loss. The only potential capacitive loading in the proposed circuit is the input impedance of the 
op-amp buffer circuit, applied in parallel with Cgs, which should have a negligible impact on 
driving loss and switching speed. However, any impact it does cause on switching speed can 
easily be compensated by tuning the parameters of the driving circuit (Vp, Vs, Rg,on, Rg,off, Csu). 
The limiting factor for switching speed in the GIT is the rating for peak gate current, or other 
circuit consequences such as vds overvoltage or parasitic ringing, so there should generally be 
flexibility in tuning the driving circuit parameters to compensate for the loading of the buffer 
circuit. 
3) The third advantage is the freedom to select any maximum current threshold, independent of 
the gate driver design or temperature. For desaturation protection, the maximum current is the 
saturation current at the selected driving voltage, so the converter designer must choose 
between faster switching (high gate voltage) or faster protection (low gate voltage). The 
desaturation current threshold that results from this selected gate voltage is highly sensitive to 
temperature, whereas this vgs-based overcurrent threshold is nearly invariant to temperature in 
the range of interest (30-40 A). 
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7.7 Test setup for experimental verification 
The circuits shown in Figure 7.5 and Figure 7.7 (a) were both implemented in double pulse 
test (DPT) boards to verify their effectiveness in protecting a GIT in an inductive load overcurrent 
fault and a short-circuit fault, respectively. The overcurrent protection board from Figure 7.5 was 
constructed first, and verified at 400 V and 25 C with a variety of load inductor sizes to adjust the 
current ramp rate did/dt. Next, the short-circuit protection board from Figure 7.7 (a) was 
constructed. Figure 7.8 shows a 3d model of this second test board. The components added to the 
existing DPT board design to implement the protection functions are highlighted, including 
regulators, comparators, soft turn-off circuits, passives, and connectors for reset buttons. The 
current-limiting resistor was selected at 1 kΩ for the first version of the circuit, resulting in a 
blanking time constant of 80 ns. For the short-circuit protection circuit, Rlim was reduced to 0.5 kΩ 
for a blanking time constant of 40 ns. In both boards, the reference voltage Vref,id was selected as 
3.8 V to correspond to the desired fault current threshold of 30-40 A. 
Figure 7.9 shows the test setup used for short-circuit fault testing, and a similar setup was 
used for the prior testing of inductive load overcurrent fault protection. The drain current, drain 
voltage, and gate voltage were measured using the same methodology used for DPT described in 
Chapter 4. Gate drivers were controlled using a benchtop dc power supply and a function generator, 
and the dc bus voltage was controlled by a second dc power supply with a common-mode choke 
and a dc bus capacitor bank. The junction temperature was controlled using a hot plate as described 
in Chapter 4, with the hot plate temperature chosen according to the Tj-Rds,on characterization of the 
device under test.  
7.8 Results of inductive overcurrent testing 
An example response to an inductive overcurrent fault is shown in Figure 7.10, with the 





      
(b)      (c) 
Figure 7.8. DPT board used for experimental verification of short-circuit fault protection scheme. 
(a) Front view of assembled test board; (b) Top view of PCB with red boxes highlighting 
components added to DPT board for protection; (c) Bottom view of PCB with red boxes 




Figure 7.9. Test setup for experimental verification of short-circuit protection scheme, including 
junction temperature control with Rds,on-calibrated hot plate. 
 
Figure 7.10. Waveform from inductive overcurrent fault test with 45 A/μs current ramp rate, at 
Vdc = 400 V and Tj = 25 ⁰C, with a fault threshold of Vgs = 3.8 V. (Drain current is shown 





by recording the longest single pulse that did not trigger the fault protection, and comparing it with 
the longest possible pulse when the fault protection was triggered. The threshold current was 
defined as the drain current reached during the longest single non-fault pulse, and then the 
maximum fault current was defined as the peak current in the faulted case. The current ramp rate 
was varied by replacing the load with different inductances, and the results for response time, 
threshold current, and maximum fault current are shown in Figure 7.11 and Figure 7.12. The 
response time appears to asymptotically approach ~60 ns as the current ramp rate increases, which 
fits well with the expected propagation delay of 55 – 75 ns. With higher fault current ramp rates, 
the impact of filtering on the sensed vgs becomes less significant, and the effective blanking time 
approaches 0 ns. In this case, the total response time is made up of only the propagation delays of 
the protection circuit. However, the more severe current ramp rates also allow for a higher 
maximum fault current, which can permit a dangerously high drain voltage overshoot. For this 
reason, higher current ramp rates were not tested until the soft turn-off function was implemented. 
7.9 Results of short-circuit testing 
The short-circuit detection circuit was implemented for both switches in the DPT phase 
leg. However, only the protection circuit for the lower switch was enabled, including the soft turn-
off function and the delayed driver turn-off. The high-side circuit was configured to detect the 
overcurrent/short-circuit condition but not turn off the high-side switch. The low-side switch was 
treated as the device under test (DUT), while the high-side switch was only used to cause a short-
circuit fault for the DUT. 
The DUT was tested with two types of short-circuit faults: fault under load (FUL), in which 
the low-side switch turns on first, followed by the high-side switch; and hard-switching fault (HSF), 
in which the high-side switch turns on first, followed by the low-side switch. FUL and HSF tests  
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Figure 7.11. Protection circuit response time in an inductive overcurrent fault with varying 
current ramp rates, at Vdc = 400 V and Tj = 25 ⁰C, with a fault threshold of Vgs = 3.8 V. 
 
Figure 7.12. Overcurrent protection threshold current and maximum fault current, in an 
inductive overcurrent fault with varying current ramp rates, at Vdc = 400 V and Tj = 25 ⁰C, with a 
fault threshold of Vgs = 3.8 V. 
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were performed at 100 V, 200 V, 300 V, and 400 V at each temperature condition. Once a complete 
round of tests was performed at 25 ⁰C, the temperature was raised in increments of 25 ⁰C and re-
tested. This process was repeated up to 125 ⁰C, then the temperature was reduced in increments of 
25 ⁰C and tested again to confirm repeatability. 
Example fault waveforms for each of these faults are shown in Figure 7.13 and Figure 7.14, 
at 400 V dc bus and 25 ⁰C junction temperature. Appendix B shows the fault waveforms for the 
remaining test conditions. Using these results, the following parameters were calculated: 
• Fault detection time, defined as the interval between id > 30 A and the beginning of the soft 
turn-off, marked by a drop in vgs 
• Soft turn-off time, defined as the interval between the drop in vgs and the completion of fault 
protection when id = 0 A 
• Total fault response time, defined as the interval between id > 30 A and id = 0 A 
• Peak short-circuit current, defined as the highest current reached during the fault 
• Total fault energy, defined as the integral of P = idvds for the short-circuit fault interval 
• Drain voltage overshoot, defined as the difference between peak vds that occurs during the soft 
turn-off and the bus voltage 
These parameters are shown in Figure 7.15 - Figure 7.21 for the operating conditions tested. 
Solid lines in each figure show the tests performed with incremental 25 ⁰C increases in junction 
temperature, and dashed line indicate the tests repeated with -25 ⁰C steps. Comparison of solid and 
dashed lines demonstrates the repeatability of this testing. 
As indicated in Figure 7.15, the detection time appears to increase with temperature. 
However, Figure 7.18 also indicates that the peak drain current decreases with temperature. A lower 
saturation current fits with the transfer characteristic measured over temperature in Chapter 4. This 




Figure 7.13. Waveform from a fault under load (FUL) short-circuit test at Vdc = 400 V and 
Tj = 25 ⁰C, with a fault threshold of Vgs = 3.8 V. 
 
Figure 7.14. Waveform from a hard-switching fault (HSF) short-circuit test at Vdc = 400 V and 




Figure 7.15. Fault detection time (from id > 30 A to drop in vgs) as a function of Tj and Vdc, in 
both fault under load (FUL) and hard-switching fault (HSF) conditions. 
 
Figure 7.16. Soft turn-off time as a function of Tj and Vdc, in both fault under load (FUL) and 




Figure 7.17. Total fault response time (from id > 30 A to id = 0) as a function of Tj and Vdc, in 
both fault under load (FUL) and hard-switching fault (HSF) conditions. 
 
Figure 7.18. Peak short-circuit drain current as a function of Tj and Vdc, in both fault under load 




Figure 7.19. Total fault energy as a function of Tj and Vdc, in a fault under load (FUL). 
 




Figure 7.21. Peak drain voltage overshoot during soft turn-off, as a function of Tj and Vdc, in both 
fault under load (FUL) and hard-switching fault (HSF) conditions. 
The short-circuit fault detection at higher temperature is slower because of the severity of the fault 
current, not directly a result of the elevated temperature. This can be seen more clearly in the trends 
of fault energy in Figure 7.19 and Figure 7.20. These trends show a relatively temperature-invariant 
fault response, with a slight reduction in fault energy at higher temperature. This is a desirable 
feature, since prior literature has explained that GaN devices have a lower critical fault energy at 
higher temperature [93],[96]. 
It is less desirable that the HSF fault energy increases almost linearly with bus voltage. 
However, it is worth noting that the high-side fault detection was triggered each time that a HSF 
was caused for the low-side switch. This is because a HSF for one switch in a phase leg is also a 
FUL for its complementary switch, as long as both devices are healthy at that time. When a FUL 
was generated on the low-side switch, the high-side switch never triggered for any of the operating 
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conditions tested. This indicates that implementing the protection circuit on both switches in a 
phase leg may prevent either switch from ever experiencing the longer fault duration and higher 
energy of a HSF fault. Once either switch turns off, the short circuit condition is ended. 
7.10 Experimental measurement of fault threshold over temperature 
Next, the test board was verified to function normally when operated below the fault 
threshold. This test was performed by sending multiple pulses to the low-side switch in an inductive 
load configuration, as in a typical DPT. In this configuration, each hard-switching pulse occurs at 
a higher load current, verifying the circuit’s immunity to successive hard-switching transient noise 
at each current level. Finally, when the protection circuit trips, this current was identified at the 
fault threshold. Figure 7.22 shows an example waveform from a test at 400 V and 25 ⁰C, and Figure 
7.23 shows the resulting fault current thresholds over varying bus voltage and junction temperature. 
It is evident from these results that the fault threshold is highly invariant to both temperature and 
bus voltage, while achieving strong noise immunity across the intended operating range. 
This fault threshold testing was performed on the short-circuit protection circuit with a soft 
turn-off function, although the detection circuit is the same as in the inductive overcurrent 
protection version. However, the short-circuit protection circuit can effectively be used for both 
types of faults. 
7.11 Impact of protection circuit on switching loss 
Both versions of the protection board were tested with the conventional DPT switching 
energy loss methodology described in Chapter 4, and compared with the previously captured 
switching energy loss for a similar board with no protection circuit. Figure 7.24 shows the total 
switching energy (Eon + Eoff) of DPT boards with and without the protection circuit. Comparisons 
of Eon and Eoff are also separately compared in Figure 7.25 and Figure 7.26. The impact of adding 




Figure 7.22. Multi-pulse inductive load test for fault threshold verification, at Vdc = 400 V and 
Tj = 25 ⁰C, with a fault threshold of Vgs = 3.8 V. 
 




Figure 7.24. Total switching energy loss from inductive load DPT as a function of Vdc and IL at 
Tj = 25 ⁰C, using a DPT board with and without the fault protection circuit. 
detection circuit was effectively limited by the 0.5 kΩ resistor. The turn-on energy does not appear 
to change at all with and without the protection circuit, and the impact on turn-off energy is only 
apparent in the 20-25 A range. If this slightly higher turn-off loss is considered too high for a 
particular application, the gate node loading could be reduced by increasing the current-limiting 
resistance higher than 0.5 kΩ, and the same blanking time could still be achieved by replacing D2 
and D3 with diodes that have lower output capacitance. 
7.12 Summary 
The proposed protection scheme was experimentally verified to turn off affected switches 
during an inductive overcurrent fault or a short-circuit fault, across the recommended operated 
temperature and voltage of an Infineon GIT, driven by a Panasonic x-GaN driver IC. The scheme 
can theoretically be implemented for other GITs (different manufacturers, voltage ratings, die sizes) 
as long as they are driven by a current-mode gate driver in turn-on steady-state. The fault energy, 




Figure 7.25. Turn-on switching energy loss from inductive load DPT as a function of Vdc and IL at 
Tj = 25 ⁰C, using a DPT board with and without the fault protection circuit. 
 
Figure 7.26. Turn-off switching energy loss from inductive load DPT as a function of Vdc and IL at 
Tj = 25 ⁰C, using a DPT board with and without the fault protection circuit. 
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plays a strong role in the effectiveness of the scheme. The driver appeared to clamp the gate voltage 
at a relatively low voltage (~5 V) during a short circuit, whereas another driver could potentially 
allow vgs to increase until it reaches the dynamic driving voltage (10 V in this case). This could be 
much worse for the fault energy of the device, because it would allow a higher peak drain current. 
However, it would also reduce the detection time because of the higher gate voltage. The 
performance of this scheme in any other combination of gate driver and GIT would require further 
study to verify. 
The detection time could be reduced by decreasing the current-limiting resistance lower 
than 0.5 kΩ, but this impacts the noise immunity during normal operating near the fault threshold 
current. Likewise, the duration of the soft turn-off could easily be reduced by selecting a different 
STO MOSFET or adjusting the positive supply voltage of the NAND gate that drives it. However, 
the given STO time was chosen in order to limit the maximum drain voltage overshoot to less than 
100 V, as confirmed in Figure 7.21. Therefore, the total fault response times shown in Figure 7.17 
are the best case for this protection circuit with the chosen components and design constraints. The 
total fault response time was measured as 70 – 180 ns across the full recommended operating 
temperature and voltage of the chosen GIT. Based on recent literature describing the short-circuit 
capability of GaN GITs and other GaN FETs, this response time should be sufficient to protect the 
device from destruction, and possibly even prevent significant degradation. Although the short-
circuit capability and related degradation were out of this scope of work, the results in Figure 7.13 
- Figure 7.21 indicate that no significant degradation occurred. The devices experienced very 
similar fault behavior in the first round of short-circuit testing (with junction temperature increasing 
in 25 ⁰C steps) and in the second round of testing (with junction temperature decreasing in 25 ⁰C 
steps). The same pair of GITs was used for the all short-circuit tests, without noticeable changes in 
peak current or fault energy.  
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Chapter 8  
Design of a Hard-Switching GaN-Based Converter with Reduced Voltage and 
Current Margins 
8.1 Introduction 
A GaN-based inverter was proposed for potential photovoltaic (PV) applications, with the 
motivation to demonstrate the cost reduction that can be achieved by replacing conventional Si 
MOSFETs with GaN FETs in the design of a typical commercial product. The lower cost is 
expected to come from reduced filter requirements at higher switching frequency, while fully 
utilizing the GaN FETs by reducing the voltage and current margins without violating the device 
ratings. The scope of this chapter includes the design of the power stage, particularly the gate driver, 
power loop, and heatsink design. This work is also intended to improve the understanding of the 
impact factors that determine the voltage and current limitations for a GaN FET, which may be 
relevant to any hard-switching GaN-based converter. The methodologies presented in Chapter 4 
and transient behavior model in Chapter 6 were applied here to reduce the voltage and current 
margins of commercially available GaN FETs. 
8.2 Design targets 
The commercial PV inverter selected for a design basis is ABB UNO-3.0-TL-OUTD, a 
transformerless (non-isolated) converter with a 3.0 kVA rating, which includes both a dc-dc stage 
and a dc-ac stage. This work will focus on the dc-ac stage only, with the assumption that the dc-dc 
boost stage will be bypassed by a large diode when then dc input voltage is within the targeted 
voltage range of the inverter stage. The ratings and parameters targeted for this design were 
modified from the UNO-4.2 specifications by scaling up the power slightly to 5 kVA and reducing 
the maximum operating input voltage to 450 V. Table 8.1 gives the remainder of the target 
specifications of this design. The California Energy Commission’s (CEC) weighted average  
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Table 8.1. Design targets for proposed inverter 
Specification Target 
Output Power Rating 5 kVA 
DC Input Voltage (operating) 350 V - 450 V 
DC Input Voltage (maximum withstand) 600 V 
AC Output Voltage 210-250 Vrms, (230 Vrms nominal), 60 Hz 
AC Output Current (Maximum) 24 Arms (34 Apk) 
CEC Efficiency > 97.0 % 
Grid Current THD < 3 % 
Cooling Natural convection 
Isolation Transformerless 
EMC Standards FCC Part 15 Class B quasi-peak 
 
efficiency was used to assess the efficiency of the proposed inverter and compare it with the 
commercial product. The stated CEC efficiency of UNO-3.0-TL-OUTD is 96.0%, but this was 
adjusted to 97.0% for this project for two reasons. First, the boost bypass diode was assumed to 
account for approximately 0.3% loss based on an approximate forward voltage of 0.9 V. Second, 
the UNO-3.0-TL-OUTD is specified for operation up to 45 ⁰C without derating, and the datasheet 
does not clearly state the temperature at which the inverter achieves this 96.0% CEC efficiency. 
The prototype was therefore targeted for an efficiency of 97.0% at the ambient temperature of the 
available laboratory space (23-25 ⁰C). The inverter was initially intended for operation up to 550 
V dc input, but this rating was reduced to 450 V for the first phase of the project. 
The filter design was required to meet the EMC quasi-peak standards of the FCC, and to 
limit the total harmonic distortion (THD) to 3% or less. Although the filter design is outside the 
scope of this work, an analysis of the filter requirements as a function of switching frequency 
identified 140 kHz as a good candidate for filter cost reduction (including line filter and EMI filter), 
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and this determined the switching frequency for the power stage design. The impact of higher 
switching frequency on device losses was also considered in this decision, although the switching 
losses are a relatively minor contribution to the overall loss of this inverter design. 
The requirement for natural convection cooling is typical for commercial PV inverters, and 
it is a major limiting factor on the maximum allowable device loss, and consequently on the design 
goal of voltage and current margin reduction. 
The topology was selected as a full-bridge single-phase hard-switched inverter, with a 
virtual ground connection between the dc mid-point and the capacitive mid-point of the first stage 
line filter. Figure 8.1 shows the topology used in this work. This virtual ground was necessary in 
order to comply with dc common-mode current requirements (so-called “residual current”). 
Similarly, the hybrid unipolar modulation scheme was selected to minimize the residual current. 
Both of these selections were beyond the scope of this work. However, the hybrid unipolar 
modulation has a significant impact on the thermal design of the inverter, because it distributes the 
switching and conduction loss unevenly. The low-side switches experience the majority of the 
conduction loss, while the high-side switches experience all of the hard-switching loss. These 
design choices were treated as constraints for the work described in this chapter. 
8.3 Limiting factors on operating voltage and current margins 
In order to meet the voltage and current targets for this design, the key limiting factors on 
peak load current and operating dc voltage were identified for this hard-switching GaN-based 
topology. The power device was selected as a GaN gate injection transistor (GIT) from Infineon, 
rated at 600 V. The continuous current rating is given by the manufacturer as 31 A at a case 
temperature of 25 ⁰C, and 14 A at a case temperature of 125 ⁰C. However, this is primarily 
determined by the maximum junction temperature of 150 ⁰C. The pulsed safe operating area is 
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necessary to fully characterize the GIT in order to identify the factors that actually limit the 
operating voltage and current. 
The first major factor is adhering to the absolute maximum 600 V rating of the device by 
limiting the overshoot voltages during switching transients. Achieving full utilization of the voltage 
and current rating therefore requires characterization of this overshoot voltage as a function of the 
operating voltage, current, and temperature, and design of a gate drive circuit to reduce the 
overshoot to an acceptable level within this range. 
The second obstacle is the maximum junction temperature rating of 150 ⁰C. The thermal 
design requirements were determined through detailed device loss modeling, and an improved 
thermal interface design for bottom-cooled GaN FETs was developed. After the inverter design 
was complete, a prototype was constructed for further characterization of its thermal performance 
and overall loss and efficiency. 
8.4 Transient overshoot voltage limitation 
Relationships between peak overshoot voltage and other parameters were previously 
derived in Chapter 6. The key takeaway from that analysis was the difference between the overshoot 
voltage experienced by the active switch during a turn-off transient, and the overshoot experienced 
by the synchronous switch during a turn-on transient of the active switch. The turn-off transient 
overshoot is primarily related to the load current, although it can also be limited by decreasing the 
slew rate of the gate voltage (dvgs/dt), which increases overlap energy loss. Meanwhile, the turn-on 
overshoot voltage is not as sensitive to load current, and is in fact strongly related to the gate voltage 
speed dvgs/dt. The capacitive gate drive circuit for the GIT applies a dynamic overdrive voltage, 
which can potentially result in a much higher overshoot voltage during the turn-on transient than 
in turn-off. The detailed relationships of these two overshoots to design choices and operating 
conditions were explored experimentally and analyzed to characterize this limitation. 
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8.4.1 Static characterization of breakdown voltage 
The Infineon GIT used for this design is rated at 600 V, and remaining within this rating at 
all times is recommended to prevent lifetime degradation. However, it is also useful to further 
understand the behavior of the device when this voltage is exceeded, particularly over the rated 
operating temperature range. Figure 8.2 shows that this device experiences a drain-source leakage 
current that increases logarithmically as a function of voltage, so there is no clear “breakdown” 
voltage identifiable from this characterization. However, the leakage current also increases 
significantly as a function of junction temperature. It is important to remember that a GaN FET 
(including the GIT) has no avalanche breakdown mechanism, as previously discussed in Chapter 
3. Rather, this leakage current is likely to cause time-dependent dielectric breakdown (TDDB), so 
it is difficult to ascertain a maximum allowable leakage current or drain-source voltage from this 
characteristic. 
In Figure 8.3, the maximum allowable voltage is shown as a function of junction 
temperature, based on three arbitrarily selected maximum allowable leakage currents. From this 
curve, it is evident that the device is much more capable of withstanding higher voltage at room 
temperature than at elevated temperature. Even if the device is able to withstand higher than 600 V 
at room temperature, this may cause damage at a more realistic operating junction temperature of 
100-150 ⁰C. This work will therefore endeavor to keep the peak vds from exceeding the 600 V rating 
at any time, regardless of temperature. 
8.4.2 Consideration of loop inductance 
The overshoot voltage is primarily the product of did/dt and loop inductance Lloop. The loop 
inductance is determined by the parasitic inductance of the packaged devices and decoupling 
capacitors, along with the area encompassed in the power loop formed between them. The loop 




Figure 8.2. Leakage current characteristic for Infineon GIT in semilog scale, with Vgs = -3 V. 
 
 
Figure 8.3. Maximum drain voltage vs. temperature for Infineon GIT, based on arbitrary 
selection of three maximum allowable drain currents. 
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inductance was experimentally characterized as 13 nH for the power loop shown in Figure 8.4 using 
the deskew technique in Chapter 4, including the ~3 nH insertion inductance of the current 
measurement shunt SSDN-414-05. The turn-off transient overshoot on the active switch was then 
experimentally characterized, as well as the overshoot on the synchronous switch during a hard 
turn-on of the active switch, using the methodology in Chapter 4. The DPT board used for dynamic 
characterization was designed to permit bypassing of the shunt, as well as the added power loop 
area inserted by the shunt path. Bypassing the shunt was shown to reduce the turn-on and turn-off 
overshoot by approximately 30%. 
A study was conducted to determine the impact of decoupling capacitor selection on the 
overshoot voltage. The PCB was designed to fit either of two capacitor types: the Ceralink capacitor 
B58031I7504M from TDK, and conventional ceramic capacitors with a 3640 footprint. In 
particular, 220 nF ceramic capacitors from Kemet were used for this comparison. Figure 8.5 shows 
three examples of decoupling capacitor configurations. Quantities of one, two, and four Ceralink 
capacitors were first tested. The turn-off and turn-on overshoot voltages are shown in Figure 8.6 
and Figure 8.7, respectively. The reduction in overshoot from doubling the quantity of capacitors 
from two to four was not significant. Several configurations and quantities of Kemet ceramics were 
then tested, and compared against the two-Ceralink benchmark as shown in Figure 8.8 and Figure 
8.9. Both horizontally-oriented and vertically-oriented stacks of Kemet capacitors were tested, and 
at first the vertical five-Kemet configuration was identified as the best option. However, this test 
was repeated with two different sets of five Kemet capacitors in the same configuration, and the 
resulting voltage overshoots were not shown to be repeatably lower than any other configuration. 
This configuration was selected for the final design, although it seems that fewer capacitors or a 




Figure 8.4. Lateral power loop layout with bottom-side cooling. 
 
              
 (a)  (b) (c) 
Figure 8.5. Configurations tested for decoupling capacitor banks; (a) two Ceralink capacitors 
from TDK (0.5 μF); (b) three conventional ceramic capacitors from Kemet (220 pF each), 





Figure 8.6. Overshoot voltage experienced by active switch vds during a hard turn-off transient at 
400 V and 25 ⁰C, tested with a variety of Ceralink decoupling capacitor configurations. 
 
Figure 8.7. Overshoot voltage experienced by synchronous switch vds during a hard turn-on 





Figure 8.8. Overshoot voltage experienced by active switch vds during a hard turn-off transient at 
400 V and 25 ⁰C, tested with a variety of decoupling capacitor options. 
 
Figure 8.9. Overshoot voltage experienced by synchronous switch vds during a hard turn-on 




8.4.3 Consideration of gate drive circuit parameters 
The capacitive gate driver circuit recommended by manufacturers for the GaN GIT was 
previously described in Chapter 2. Figure 8.10 shows a schematic of the gate drive circuit used in 
this work, including an interpretation of the AN34092B functional block diagram in the on-state 
and off-state. The driver datasheet describes Out 1 as the dynamic turn-on output, Out 2 as the 
steady-state turn-on output, and Out 3 as the turn-off output (both dynamic and steady-state). 
However, it is clear from this circuit that both Out 1 and Out 3 are involved in the dynamic turn-
off process. When the internal pull-up and pull-down transistors associated with Out 1 change state, 
the “speed-up capacitor” Csu provides a burst of current that supplements the dynamic turn-off gate 
current from Out 3. For this reason, a diode (D1) was added to the recommended gate driver circuit, 
so that the Csu current during turn-off can be tuned independently of turn-on speed. It is worth 
noting that the discharge of Csu during the turn-off transient is necessary in order to prepare for the 
next turn-on transient. If it still has stored charge when the next turn-on occurs, it will not provide 
the expected dynamic turn-on current. A second diode (D2) was also added in some iterations of 
the circuit to limit negative spikes in gate voltage during the turn-off transient. 
Figure 8.11 and Figure 8.12 show the overshoot voltages at 400 V with various gate drive 
circuit configurations. The primary turn-off gate resistor Rg,off1 was incremented from 0 Ω to 20 Ω, 
and the diodes D1 and D2 were included in various combinations. When D1 was included, Rg,on 
was set as 10 Ω and Rg,off2 was set as 100 Ω. Interestingly, the turn-off overshoot showed an increase 
with higher Rg,off1, and no impact from inclusion of either diode. The trend of turn-off overshoot 
voltage with respect to current shows an initial peak around 15 A, followed by a slight dip and a 
continued increase above 25 A. This trend was found to change significantly as Rg,off1 was increased, 













Gray Box: Internal Functions of AN34092B
Green: On State (Pull-Up Transistor)






































Figure 8.10. Functional schematic of gate driver circuit used in this work, based around 





Figure 8.11. Overshoot voltage experienced by active switch vds during a hard turn-off transient 
at 400 V and 25 ⁰C, with a variety of turn-off gate resistances and diode options. 
 
Figure 8.12. Overshoot voltage experienced by synchronous switch vds during a hard turn-on 
transient of the complementary switch at 400 V and 25 ⁰C, with a variety of turn-off gate 
resistances and diode options. 
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Increasing the turn-off gate resistance actually increases the overshoot for part of the load current 
range. The only reduction in overvoltage occurs with 20 Ω at 35 A, which is beyond the intended 
operating range of this inverter. The turn-off switching loss increases dramatically with any 
increase in Rg,off1, with no apparent benefit to overshoot voltage. On the other hand, this study 
showed that the inclusion of D2 reduced the turn-on overshoot voltage by 50% or more, without a 
significant impact on turn-on switching loss. This effect is likely due to the nonlinear capacitive 
loading introduced on the gate by this diode, although that phenomenon was not further explored 
as part of this work. 
The lack of any impact from including D1 prompted further analysis of the turn-off gate 
driver circuit. According to the datasheet, the state-change of Out 3 and Out 1 both occur at the 
same instant. In fact, experimental observations indicate that the state-change of Out 1 is delayed 









𝑅𝑔,𝑜𝑓𝑓1 + 𝑅𝑔,𝑖𝑛𝑡 + 𝑅𝑝𝑑3
                                                       0 < 𝑡 < 45 𝑛𝑠
𝑣𝑔𝑠 − 𝑉𝑠
𝑅𝑔,𝑜𝑓𝑓1 + 𝑅𝑔,𝑖𝑛𝑡 + 𝑅𝑝𝑑3
+  
𝑣𝑔𝑠 + 𝑣𝑐𝑠𝑢 − 𝑉𝑠
𝑅𝑔,𝑜𝑓𝑓2 + 𝑅𝑔,𝑖𝑛𝑡 + 𝑅𝑝𝑑1
             𝑡 > 45 𝑛𝑠 
 (8.1) 
where Rg,int is the internal gate resistance of the GIT, and Rpd1 and Rpd3 are the pull-down resistances 
of Out1 and Out 3 respectively. The time t here is the time elapsed since the turn-off transient has 
begun. With no D1, Rg,off2 can effectively be replaced in (8.1) with Rg,on, which in this case is 10 Ω. 
With this equation in mind, both turn-off gate resistances were increased in more significant steps 
to 100 Ω and 1 kΩ. Figure 8.13 and Figure 8.14 show the impact of this large Rg,off on turn-off 
overshoot and switching energy. 
As with the previous testing up to 20 Ω, increasing Rg,off1 by itself to 100 Ω worsened both 




Figure 8.13. Overshoot voltage experienced by active switch vds during a hard turn-off transient, 
at 400 V and 25 ⁰C with Csu = 470 pF, Rg,on = 10 Ω. 
 
Figure 8.14. Turn-off loss at 400 V and 25 ⁰C with Csu = 470 pF, Rg,on = 10 Ω. 
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visible at 45 ns after the start of the turn-off transient. Further increasing Rg,off1 to 1 kΩ resulted in 
a substantial decrease in overshoot voltage in the 30-35 A range, and increasing Rg,off1 and Rg,off2 
both to 100 Ω produces approximately the same overshoot and loss. Continuing to increase either 
parameter shows this same trend of lower overshoot and higher loss. Rather than suffer the higher 
switching loss, the final selected design used Rg,off1 = 0 Ω with no D1 or Rg,off2. This limits the 
maximum load current for a given bus voltage, but the dip in the trend from 25-30 A is 
advantageous here. With the 30% overall reduction in overshoot when the current shunt is removed, 
this bring the maximum operating current to approximately 35 A without exceeding 100 V 
overshoot. 
Next, the turn-on overshoot was considered. The shape of this dynamic turn-on current can 
be controlled with Vp, Csu, and Rg,on. The first gate drive circuit implemented in this testing used a 
dynamic turn-on driving voltage of 15 V and a speed-up capacitance of 1 nF. This test destroyed 
the synchronous switches in two tests, with a peak voltage exceeding 900 V. For the majority of 
testing, these parameters were therefore reduced to 10 V and 470 pF, with Rg,on = 10 Ω. Once the 
turn-on overshoot voltage was reduced to 10 V as shown in Figure 8.12, a faster turn-on was again 
attempted. The turn-on loss was shown to improve by increasing Csu to 1 nF with Vp = 10 V, and 
these results are shown in Figure 8.15 - Figure 8.18.  
8.4.4 Consideration of bus voltage and operating temperature 
The impact of bus voltage and junction temperature on both overshoot voltages was also 
considered, to verify that the gate drive circuit parameter sweeps at 25 ⁰C and 400 V are a 
reasonable representation of the anticipated results in the full operating range of the inverter. The 
turn-on overshoot for this device decreased at higher bus voltages, particularly at 300 V and lower, 
where both output capacitances remain in the highly nonlinear region of the Coss curve for most of 




Figure 8.15. Overshoot voltage experienced by active switch vds during a hard turn-off transient 
at 25 ⁰C with Csu = 1 nF, Rg,on = 10 Ω, Rg,off1 = 0 Ω, and no Rg,off2. 
 
Figure 8.16. Overshoot voltage experienced by synchronous switch during a hard turn-on 





Figure 8.17. Overshoot voltage experienced by active switch during a hard turn-off transient at 
400 V with Csu = 1 nF, Rg,on = 10 Ω, Rg,off = 0 Ω, and no Rg,off2. 
 
Figure 8.18. Overshoot voltage experienced by synchronous switch during a hard turn-on 




high current range. Between 12 and 25 A, the opposite trend was observed, and the bus voltage did 
not have an apparent effect on turn-off overshoot below 12 A. 
The turn-on overshoot was observed to decrease significantly with higher temperature, and 
the turn-off overshoot did not change significantly. Therefore, room temperature was assumed to 
be the worst-case operating condition for both overshoots.  
8.4.5 Analysis of turn-on and turn-off overshoot waveforms 
The experimental results were analyzed to further understand the key impact factors in 
turn-on and turn-off overshoot. General equations were previously derived in Chapter 6, which 
were applied in this analysis. Turn-off overshoot was expected to increase primarily with load 
current. The trend exhibited in Figure 8.15 in the mid-load range does not fit this expectation. 
However, it can be explained using the same equations derived in Chapter 6 involving the ratio of 
output capacitances, xc. According to (6.19), the excitation of the loop inductance resonance is 
primarily caused by two factors: the change in channel current, and the change in xc with respect to 
drain voltage (dxC/dvds). During the turn-off transient, these two factors can in fact be treated as two 






  (8.2) 
𝑑𝑖𝑑
𝑑𝑡







   . (8.3) 
At the beginning of the turn-off, IL = ichan, so (8.3) is zero. Likewise, at the end of the turn-
off transient, (8.2) is zero, because the channel has fully turned off by that time.  
It is helpful to visualize the magnitudes of the parameters xc and dxC/dvds during the 
transient to understand this relationship. Figure 8.19 shows the calculated ratio xC from the Coss 
curve of the Infineon GIT, over the course of a switching transient at several dc bus voltages, and 




Figure 8.19. Ratio of synchronous switch output capacitance to total switch node capacitance, xc, 
over the duration of the switching transient at several bus voltages.  
 
Figure 8.20. Derivative of output capacitance ratio xc with respect to drain voltage, over the 
duration of the switching transient at several bus voltages. 
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Two major spikes in dxC/dvds occur during the transient, although the first spike occurs 
when (8.3) is still approximately zero as mentioned. However, (8.2) contains the ratio xC, so the 
nonlinearity of the capacitances still impacts the magnitude of this first excitation. The second spike 
in dxC/dvds occurs near the end of the transient, causing the second excitation (8.3). Both xC and its 
derivative show a negative correlation with the operating bus voltage, indicating that the magnitude 
of overshoot should decrease with higher bus voltage. This correlation is very pronounced up to 
300 V, and becomes very weak at higher bus voltages. 
The duration of the turn-off transient is inversely correlated to load current. At light load 
(e.g., IL < 10 A), there is a long delay between did/dt(a) and did/dt(b), allowing the resonance to be 
damped out somewhat before the second excitation occurs. At heavy load (e.g., IL > 25 A), these 
two excitations occur at nearly the same time, because the duration of the turn-off transient is so 
short. For the mid-load region between 10 and 25 A, the interaction of these two events becomes 
more complex. Experimental results were compared for various operating conditions to explain this 
phenomenon. Figure 8.21 compares several load current conditions from DPT results of the 
Infineon GIT at 400 V, with the waveforms time-aligned to the instant when the drain voltage first 
reaches the bus voltage (vds = Vdc). The 15 A and 20 A waveforms are highlighted to show the drain 
current resonating before the transient has completed. In contrast, the waveforms at 5 A and 10 A 
show the drain current dropping near the beginning and the end of the transient, and remaining 
relatively flat in between. The 25 A and 30 A waveforms show only one drop in drain current. In 
all cases, the drain current resonates after it drops, but did/dt only changes direction before that time 
with a load current of 15 A or 20 A. Figure 8.22 - Figure 8.24 show a similar comparison of 
waveforms, with a single load current shown in each figure, but with several bus voltages 
superimposed for comparison. The magnitude of overshoot voltage is not affected much by 




Figure 8.21. Experimental waveforms of active switch during a turn-off transient at 400 V, 
showing several load currents superimposed and time-aligned to vds = Vdc. Highlighted 
waveforms (magenta and cyan) indicate 15 and 20 A load conditions. 
 
Figure 8.22. Experimental waveforms of active switch during a turn-off transient at 10 A, 
showing several bus voltages superimposed and time-aligned to vds = Vdc. Highlighted waveforms 




Figure 8.23. Experimental waveforms of active switch during a turn-off transient at 17 A, 
showing several bus voltages superimposed and time-aligned to vds = Vdc. Highlighted waveforms 
(magenta and cyan) indicate Vdc = 500 V. 
 
Figure 8.24. Experimental waveforms of active switch during a turn-off transient at 35 A, 
showing several bus voltages superimposed and time-aligned to vds = Vdc. Highlighted waveforms 
(magenta and cyan) indicate Vdc = 500 V. 
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slight negative correlation in the heavy load range. 
The resonant interaction of the off-state device Coss and loop inductance Lloop is clearly 
complex, but with all other elements ignored, it can be represented as 
𝑖𝑑 = 𝐼𝑜cos (𝜔𝑡) (8.4) 
where I0 is the drain current when vds crosses Vdc, and Coss therefore stores no resonant energy. The 
peak did/dt is therefore directly proportional to I0 as well. This relationship provides a more intuitive 
interpretation of the waveforms compared here. The trend in overshoot voltage with bus voltage 
corresponds to the trend in I0 indicated in Figure 8.23 and Figure 8.24. 
This relationship between overshoot voltage and I0 can also shed light on the trends 
observed in turn-on overshoot voltage. Figure 8.25 and Figure 8.26 show the waveforms of the 
synchronous switch during a hard turn-on of the active switch, comparing several bus voltages and 
load currents. The synchronous switch drain current waveforms are nearly indistinguishable for all 
operating conditions after the zero crossing. The drain voltage waveforms are also similar, but the 
higher voltage conditions require more time for vds to reach Vdc, allowing the drain current 
overshoot to drop further. This explains why I0 is negatively related to Vdc, as is the overshoot 
voltage. Variation in IL does not show a major impact on I0 or overshoot voltage in these 
experimental results. The biggest impact factor on turn-on overshoot is the gate drive speed, which 
determines the magnitude of this drain current peak according to 
𝑖𝑑 − 𝐼𝐿 = 𝑖𝑐ℎ𝑎𝑛𝑥𝐶 = 𝑔𝑓𝑠
𝑑𝑣𝑔𝑠
𝑑𝑡
 𝑡 𝑥𝐶  . (8.5) 
A faster gate drive with a higher vgs slew rate increases the peak id, and thereby increases 
I0. This be seen in Figure 8.27, which compares the slower turn-on (Csu = 470 pF) at several load 
currents, superimposed and time-aligned. In this case, vds appears to have not yet reached Vdc at the 
I0 indicated in the figure. This is due to the internal package inductance of the device, but even 




Figure 8.25. Experimental waveforms of synchronous switch during a turn-on transient of the 
active switch at 10 A, with Csu = 1 nF, showing several bus voltages superimposed and time-
aligned to id zero crossing. Highlighted waveforms (magenta and cyan) indicate Vdc = 500 V. 
 
Figure 8.26. Experimental waveforms of synchronous switch during a turn-on transient of the 
active switch at 400 V, with Csu = 1 nF, showing several load currents superimposed and time-




Figure 8.27. Experimental waveforms of synchronous switch during a turn-on transient of the 
active switch at 400 V, with Csu = 470 pF, showing several load currents superimposed and time-
aligned to id zero crossing. Highlighted waveforms (magenta and cyan) indicate IL = 30 A. 
turn-on overshoot voltage was reduced from 100 V to under 10 V by slowing down the turn-on 
speed. In a similar way, an early test with an even faster gate drive circuit (Vp = 15 V) caused an 
overshoot of several hundred volts, destroying the synchronous switch. 
Although this is not intended as a generalized model of overshoot voltage, this analysis 
helps to interpret the experimental characterization results, and thereby informs the decisions for 
gate drive circuit parameters and maximum operating conditions used in this inverter. The gate 
drive circuit parameters were selected as Vp = 10 V, Rg,on = 10 Ω, Csu = 470 pF, and Rg,off = 0 Ω. 
The primary constraint for this selected was reducing the overshoot voltages below 100 V at the 
maximum intended operating condition of 450 V with 34 A instantaneous load current. Although 
Csu = 1 nF reduced the turn-on loss without exceeding 100 V turn-on overshoot, the final 
implemented inverter design used the lower value of 470 pF, as an added precaution to avoid 
damaging any more GITs. This may be increased in the next version of the experimental prototype. 
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8.5 Junction temperature limitation 
The limitation on operating conditions imposed by the junction temperature constraint was 
addressed next. First, the device losses were modeled based on analysis of experimental 
characterization. Then, a thermal design was proposed and experimentally verified. 
8.5.1 Device loss model using experimental characterization results 
The switching losses were experimentally characterized with the selected gate drive circuit 
parameters across a range of voltage, current, and temperature conditions. The results were 
modeled using a combination of experimental curve fitting and the measured Coss curve, so that the 
trend with voltage above 400 V could be accurately captured. Eq. (8.6) shows the resulting 
switching loss model for the Infineon GIT, using the coefficients listed in Table 8.2. 




2𝑉𝑑𝑐𝑇𝑗 + 𝐾4𝐼𝐿𝑉𝑑𝑐 + 𝐾5𝑉𝑑𝑐
2 +𝐾6𝑉𝑑𝑐 (8.6) 
This experimental switching loss model is shown in Figure 8.28, compared with the actual 
experimental results for verification. 
In the case of an inverter, this loss must be averaged over a line cycle to calculate the total 



















2𝑉𝑑𝑐 + 𝐾3𝑉𝑑𝑐𝑇𝑗 + 𝐾4 (
2√2
𝜋
) 𝐼𝑔𝑟𝑖𝑑𝑉𝑑𝑐 + 𝐾5𝑉𝑑𝑐
2 + 𝐾6𝑉𝑑𝑐.  
(8.8) 
Other device losses must also be considered, such as conduction loss, driving loss, and 
reverse conduction loss during dead time. For this analysis, some approximations were made to 
reduce complexity. The power factor of the inverter was assumed to be unity at the switch-node, 
and the effects of filter-induced phase offset and ripple current were ignored. To verify that this 
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Figure 8.28. Total switching loss as a function of IL, Tj, and Vdc, based on dynamic 
characterization of Infineon GIT with the selected gate drive circuit, with the best fit model 
superimposed on experimental data. 
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assumption was valid, a more detailed model including ripple current and power factor was 
implemented for several discrete operating conditions and compared with the simplified model, 
and the difference was found to be negligible in this design. 
Furthermore, the additional losses due to “double switching” when the output current is 
close to the zero crossing were ignored [250]. The reverse conduction losses in the dead time were 
estimated based on an assumption that the GIT operates in DLB mode for one half of the 100 ns 
dead time at the beginning and end of each pulse, which neglects the nonlinear variation of turn-
off delay, turn-on delay, and voltage rise time throughout the fundamental cycle. 
With these assumptions, the experimental model for switching loss, and the previously  








𝐸𝑠𝑤,𝑎𝑣𝑔𝑓𝑠𝑤 + 𝑃𝑑𝑟𝑣  (8.9) 




2𝑅𝑑𝑠,𝑜𝑛 + 𝑃𝑑𝑙𝑏 + 𝑃𝑑𝑟𝑣  (8.10) 
where Phs and Pss are the per-device loss in each of the high-side devices and low-side devices, 




  (8.11) 
𝑃𝑑𝑟𝑣 = 𝑓𝑠𝑤 [
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𝑉𝑔𝑠,𝑠𝑠𝐼𝑔𝑠,𝑠𝑠  (8.12) 
𝑃𝑑𝑙𝑏 = 𝑓𝑠𝑤𝑡𝑑𝑡 (
2√2
𝜋
𝐼𝑔𝑟𝑖𝑑(𝑉𝑡ℎ − 𝑉𝑠) + 𝐼𝑔𝑟𝑖𝑑
2(𝑅𝑠𝑑,𝑟𝑒𝑣 − 𝑅𝑑𝑠,𝑜𝑛))  (8.13) 
where Rds,on and Rsd,rev are taken from the static characterization results as a function of junction 
temperature, Qg is taken from the device datasheet, Vp and Vs- are 10 V and -3 V, Vgs,ss and Ig,ss are 
3.5 V and 25 mA, Csu is 470 pF, and the remaining parameters are based on the operating conditions 
of the converter. 
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Four combinations of input and output voltages were selected for experimental verification 
of the prototype inverter. The 450 V dc / 210 V ac condition was not selected, in case the maximum 
turn-off overshoot voltage was higher than expected at the 34 A peak current case. The 350 V dc / 
250 V ac condition was also not selected, as this would result in overmodulation. Some of these 
parameters are dependent on junction temperature, which were estimated iteratively based on an 
initial thermal model. This model was based on specified and estimated thermal parameters as 
described in the next section, assuming that the junction temperature for all devices must remain 
below 125 ⁰C for all operating conditions. Figure 8.29 shows the per-device losses calculated from 
this model based on the initially estimated thermal model. 
8.5.2 Prediction of worst-case device losses and thermal design requirements 
Because of the requirement for natural convection cooling and the necessarily close 
proximity of the devices to each other on the PCB, all of the devices must share a heatsink.  
 
Figure 8.29. Predicted per-device power losses in each switch assuming a worst-case maximum 
junction temperature of 25 ⁰C. 
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However, the peak junction temperatures for the hard-switching high-side devices and 
synchronous-switching low-side devices are not the same. Approximately 50% more loss occurs in 
the synchronous switches at full load. The junction-to-case thermal resistance of this Infineon GIT 
is stated at 1 ⁰C/W. Even assuming no added thermal interface resistance, the synchronous switches 
would require a maximum case temperature of 90 ⁰C, indicating that the heatsink thermal resistance 
for all four switches must be 0.65 ⁰C/W or less. The addition of an electrically insulating thermal 
interface pad further reduces the maximum allowable heatsink thermal resistance, which does not 
leave much room for the conventional bottom-cooled device thermal design. 
8.5.3 Thermal design for bottom-cooled devices using thermal interface blocks 
 Based on this initial analysis, the conventional thermal via approach discussed in 
[107],[108] is not sufficient to cool the devices under the worst-case operating conditions. With the 
Infineon GIT’s thermal pad size of approximately 0.5 cm2, these references indicate that the 
resistance of the PCB vias alone would likely be greater than 5 ⁰C/W per device. 
On the other hand, the copper inlay approach demonstrated by [109] specifies a total 
thermal resistance of 0.56 ⁰C/W for two devices, including thermal interface material. A similar 
approach was taken in this converter design, although it was heavily modified to improve thermal 
performance and provide flexibility in prototyping. Figure 8.30 and Figure 8.31 show the proposed 
thermal design that was implemented in the prototype. Rather than a copper PCB inlay, the PCB 
was designed with a rectangular cutout beneath the thermal pad of the GIT. Since the thermal pad 
is also shared with the source pad of this GIT’s TOLL package, the dimensions of the cutout were 
selected as 10 mm by 6 mm, allowing enough space on the top side of the PCB to solder the drain, 
source, gate, and source sense pads. Copper thermal interface blocks (TIBs) were designed and 
fabricated in a precision machine shop, acting as thermal standoffs between the bottom of each 
device and the top surface of the heatsink, as well as heat spreaders to improve the vertical heat 
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flow. The top of the block matches the size of the PCB cutout and GIT thermal pad, while the 
bottom surface is flanged to the larger size of 10 mm by 25 mm. The total height of the TIB is 6 
mm, ensuring at least 4 mm of clearance between the heatsink and PCB, and allowing for use of 
the bottom side of the PCB to improve the gate drive circuit layout. The PCB was also designed 
with unplated drill holes on the drain and source side of each device, aligned with smaller diameter 
holes in the TIBs. The holes in the TIBs can be used to clamp them to the heatsink with 2-56 
threaded insulating screws and matching holes drilled and tapped into the heatsink. These screws 
can either be fully insulated high-temperature plastic (PTFE) or brass with insulating shoulder 
washers, depending on the amount of torque required. The holes in the PCB act as pass-throughs 
for inserting and removing the screws for heatsink assembly and disassembly, after the PCB, 
devices, and TIBs are all soldered together. To make assembly and rework of the prototype feasible 
by hand, the GITs were soldered to the PCB with lead-free solder, and the TIBs were then soldered 
to the bottom side of the GITs using lead solder. Lead-free solder melts at 217 ⁰C and can be 
reflowed at 250 ⁰C, whereas lead solder melts at 183 ⁰C and can be reflowed at 210 ⁰C, so the TIB 
can be soldered to the bottom of the GITs without desoldering the GITs from the PCB. 
The thermal interface material was selected as 0.5 mm TGX from t-Global Technologies, 
which has a specified thermal resistance of 0.1 ⁰C-in2/W with 15 psi of compression, and 0.05 ⁰C-
in2/W with 100 psi of compression. With the most conservative assumption of only 15 psi 
compression possible in this design, this results in a thermal resistance of 0.26 ⁰C/W per device.  
An additional 0.3 ⁰C/W is estimated for the TIB, based on the ~400 W/m-K thermal 
conductivity of copper [251]. This is also a conservative estimate, as it neglects the heat spreading 
effect of the flanged TIB. Using these estimates and the calculated device losses, the required 
heatsink thermal resistance was then calculated as 0.56 ⁰C/W for all four devices. The calculated 




Figure 8.30. Thermal design for bottom-cooled GaN GITs with natural convection cooling, with 
copper TIBs that are attached to the heatsink with thermal interface material and insulating 
screws or washers. 
 






Figure 8.32. Predicted junction temperatures, with the calculated maximum allowable heatsink 
thermal resistance of 0.43 ⁰C/W, specified thermal resistances for Rθ,jc (1.0 C/W) and TGX 
thermal interface material (0.26 ⁰C/W), and 0.3 ⁰C/W estimated for copper TIB.  
this maximum required heatsink thermal resistance. A survey of commercially available heatsinks 
for natural convection resulted in selection of an aluminum bonded fin heatsink for the first 
prototype: Aavid 477000, with a specified thermal resistance of 0.22 ⁰C/W in natural convection. 
8.6 Converter architecture and power stage board design 
A prototype was constructed to implement the proposed inverter design, including a main 
power stage board, filter board, interface board, control board, and solid-state circuit breaker 
(SSCB) board. The scope of this work includes the power stage board and thermal design. The 




The interface board was designed with hardware and software protection for dc and over-
voltage, ac over-current, and over-temperature. The temperature was monitored on the power stage, 
using sensors mounted to the two low-side switches. These switches are likely to be hotter than the 
high-side switches due to the much higher conduction loss, and the position of their source terminal 
at the stable -Vdc node makes them more convenient for online temperature sensing. 
The control board was a DSP evaluation board from TI, docked vertically to the interface 
board to generate PWM signals and implement open-loop control. The initial power stage design 
did not include the proposed device-level protection circuit, so a SSCB was connected externally 
between the dc capacitors and decoupling capacitors to implement shoot-through protection. The 
breaker board uses a desaturation protection scheme for an IGBT that can block the current from 
the dc capacitors. The conduction loss due to this dc breaker is not considered as part of the total 
loss of the converter, and this board was removed during thermal steady-state testing of the inverter 
loss and temperature. 
8.7 Experimental characterization of thermal design 
The initial device loss measurements and temperatures were much higher than predicted 
by the model, partly because the thermal resistances were only estimated in the first version of the 
model. The thermal design was experimentally characterized using the methodologies presented in 
Section 2.7 to improve the accuracy of this model and identify key limiting factors. 
8.7.1 Thermal equivalent circuit 
The thermal equivalent circuit for a single device is shown in Figure 8.35 (a). This circuit 
includes two stray thermal resistances: the thermal path from junction to ambient through the plastic 
encapsulant on the top side of the device package, Rθ,jea; and the thermal path from case to ambient 
through any exposed metal of the source-connected thermal pad on the bottom side of the package, 
































































Figure 8.35. Thermal equivalent circuits considered in experimental characterization: (a) 
theoretical model for a single device with all thermal paths considered; (b)model for full-bridge 
converter with shared heatsink, simplified by eliminating high-resistance paths; (c) further 
simplified model for full-bridge with all four devices experiencing the same power dissipation. 
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parameters in the equivalent circuit. Figure 8.35 (b) shows the model for a full-bridge inverter with 
these stray resistances ignored. 
The heatsink was initially modeled as four independent temperatures, representing the 
locations directly beneath each of the four switches. Finally, Figure 8.35 (c) shows a simplified 
model with a single heatsink temperature and each switch assumed to experience an equal power 
loss, junction temperature, case temperature, and associated thermal resistances. This lumped 
average thermal model is not directly applicable to the inverter in operation, because the power 
losses are not equivalent for the high-side and low-side switches. However, this average model can 
be used to experimentally characterize the thermal resistances Rθ,jc, Rθ,cs, and Rθ,sa. 
8.7.2 Methodology and test setup 
The inverter was modified in order to closely emulate the average model of Figure 8.35 (c), 
by turning all four switches on simultaneously and providing a constant voltage to the dc input 
terminals shared by both phase legs. Assuming that all thermal resistances are identical, this 
provides an equally distributed power dissipation in all four devices, the sum of which can be 
measured by a power analyzer. Because these thermal resistances may not be exactly the same, the 
temperatures were measured for each device and averaged to minimize error. Figure 8.36 shows 
the test and measurement setup for this experimental characterization. The case temperatures and 
heatsink temperatures were measured using a fiber optic temperature monitoring system from 
Omega Instruments with six probes. Four probes were adhered to the source terminal of the 
switches, which are thermally connected to the device case. The two remaining probes were 
inserted beneath the TGX thermal interface material, between the copper TIBs of each phase leg. 
Two additional temperature measurements were made using thermocouples in free air on the left 





     
(b) 
Figure 8.36. Test setup for experimental characterization of thermal equivalent circuit 
parameters; (a) Measurements for case temperature, gate voltage, on-resistance, and power 




The average junction temperature was calculated using two different temperature-sensitive 
electrical parameters (TSEPs). First, the on-resistance was measured using the power analyzer, 
since the four switches were connected in series and parallel such that the overall circuit resistance 
is equivalent to the average Rds,on of each. A resistance of 1 mΩ was subtracted from the measured 
Rds,on to account for stray resistance in the PCB traces and connectors. The temperature was then  
calculated from Rds,on using the static characterization given in Figure 4.8. This relationship can be 
described by 
𝑇𝑗 = (2.273×10
3)𝑅𝑑𝑠,𝑜𝑛 − 100 [℃] . (8.14) 
Next, the gate voltages of the two low-side switches were measured using passive probes 
and an oscilloscope. Figure 7.4 describes the slope of steady-state gate voltage with junction 
temperature with the designed gate current of 25 mA. Because this relationship is most sensitive 
with zero drain current, the gate voltage was recorded for each low-side switch by momentarily 
turning off the high-side switch in its phase leg, thereby reducing its drain current to zero without 
turning it off. To avoid ground loop issues, only one passive probe was connected to the 
oscilloscope at any time. The gate voltage was recorded over ten seconds for each switch, then the 
junction temperature was calculated using 
𝑇𝑗 = (490)(𝑉𝑔𝑠,𝑐𝑎𝑙 − 𝑣𝑔𝑠) + 𝑇𝑗,𝑐𝑎𝑙 [℃] (8.15) 
where Vgs,cal is the gate voltage recorded for the given switch, using the same oscilloscope and 
probe, before testing began and the junction temperature was assumed to be equal to the ambient 
temperature Tj,cal recorded at that time. The recorded vgs waveforms were converted to junction 
temperatures as shown in Figure 8.37 and Figure 8.38. 
Six conditions were tested, with 6 - 30 W of power dissipation per device, and at least one 




Figure 8.37. Junction temperatures calculated using gate voltage measurements shown as a 
function of time for 9 s after power dissipation is suddenly dropped from 30 W to 0 W. 
 
Figure 8.38. Junction temperatures calculated using gate voltage measurements, shown as a 
function of time for 50 ms after power dissipation is suddenly dropped from 30 W to 0 W. 
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8.7.3 Thermal resistance calculations 
The thermal resistances shown in Figure 8.35 can be calculated for each power dissipation 












  . (8.18) 
Prior literature described in Section 2.7 indicated that these parameters are not directly 
correlated to power. Rather, the junction-to-case thermal resistance is related to the junction 
temperature, and the heatsink-to-ambient thermal resistance is related to the heatsink temperature 
rise (the difference between ambient and the maximum heatsink temperature). The case-to-heatsink 
thermal resistance was expected to be relatively constant based on literature surveyed. 
The vgs-based Tj waveforms provide an opportunity to calculate the complex thermal 
impedance of the circuit rather than only the steady-state resistances. The case and heatsink thermal 
impedances have time constants that are relatively long compared to the junction, which typically 
includes multiple components with ms-scale time constants related to the layers of the die and the 
packaging. These shorter time constants may have a significant impact on the loss model, so it is 
useful to extract them from the overall thermal impedance of the circuit. 
Oscillation in the vgs-based Tj waveforms was damped out within 80 μs after the high-side 
switches were turned off. However, the drop during this time varied with the power dissipation. 
Therefore, the junction temperature and complex thermal impedance from this measurement were 
calculated by applying an exponential curve fit to each waveform for the first 500 ms after the 
power dissipation was dropped to 0 W. Four exponential terms were identified in this curve fitting 
procedure, which were calculated using MATLAB according to 
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𝑅𝜃4𝐶𝜃4) . (8.19) 
Figure 8.39 and Figure 8.40 show the four RC components modeled by this curve fitting, 
including components with time constants from 1 s to 1 ms. The first component, Rθ1, was assumed 
to be a component of the case-to-heatsink thermal impedance because of its relatively long time 
constant of ~1 s. The second and third components were estimated as constant thermal resistances 
of 0.2 and 0.4 ⁰C/W with time constants of 30 ms and 4 ms, indicating thermal capacitances of 0.2 
and 0.01 W-s/⁰C. The fourth component with the shortest time constant was calculated as a variable 
resistance, increasing from 0.1 to 0.6 ⁰C/W over the measured range. This resistance was modeled 
as 
𝑅𝜃4 = (0.004)𝑇𝑗 (8.20) 
with a thermal capacitance of 0.003 W-s/⁰C. The steady-state junction temperature was calculated 
for each condition as (8.19) with t = 0. These vgs-based temperature calculations matched very 
closely with the Rds,on-based calculations using (8.16), as shown in Figure 8.42. 
The total steady-state junction-to-case thermal resistance was then calculated as the sum of 
components Rθ2, Rθ3, and Rθ4, shown in Figure 8.41. This calculation matched relatively well with 
the specified thermal resistance of 1 ⁰C/W provided by the manufacturer. The steady-state case 
temperature was calculated from this curve fitting as 
𝑇𝑐 = 𝑇0 + 𝑃𝑑𝑒𝑣𝑖𝑐𝑒𝑅𝜃1 . (8.21) 
The calculated case temperatures for both phase legs matched well with the measured case 
temperature for phase B, but the measured phase A case temperature was lower than these other 
values. Figure 8.43 shows these calculations for phase legs A and B. The thermal resistances of 
phase A and B appeared to be different if each component is considered individually, however the 




Figure 8.39. Thermal resistance components calculated from the first 500 ms of gate voltage 
measurements at various power dissipation conditions, shown as a function of peak junction 
temperature with best-fit lines. 
 
Figure 8.40. Thermal capacitance components calculated from the first 500 ms of gate voltage 
measurements at various power dissipation conditions, shown as a function of peak junction 




Figure 8.41. Total junction-to-case thermal resistance calculated from the first 500 ms of gate 
voltage measurements at various power dissipation conditions, shown as a function of peak 
junction temperature with best-fit lines. 
 
Figure 8.42. Case, heatsink, and ambient temperatures measured using fiber-optic temperature 
sensors, junction temperatures calculated from on-resistance, and both junction and case 
temperatures calculated from vgs waveforms. 
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phase could be used to accurately model the junction temperature. The phase B case and heatsink 
temperature measurements were used for calculation of Rθ,cs and Rθ,sa, because the measured case 
temperature matched most closely with vgs-based calculation. The case-to-heatsink thermal 
resistance was estimated as approximately 0.6 ⁰C/W, which matches very well with the expected 
value of 0.56 ⁰C/W from Section 8.5.3. 
The heatsink temperature measurements were used to calculate its overall thermal 
resistance (shared by all four devices) as shown in Figure 8.44, as a function of the heatsink 
temperature rise ∆Tsa = Ts – Ta. As with the case temperature, the phase B measurement was used 
to model this thermal resistance as 
𝑅𝜃,𝑠𝑎 = (0.000133)∆𝑇𝑠𝑎
2 − (0.0128)∆𝑇𝑠𝑎 + 0.740 . (8.22) 
This thermal resistance was only measured up to a temperature rise of 43 ⁰C, where its curve 
becomes relatively flat near 0.45 ⁰C/W. 
8.8 Experimental verification of loss model 
8.8.1 Test setup 
The experimental prototype was operated for an hour or longer at several operating 
conditions, until it reached thermal steady-state. The prototype was oriented vertically and panel-
mounted as shown in Figure 8.45 with nothing obstructing air flow behind, above, or below the 
heatsink. The input power was provided by an isolated dc supply, and the output was connected an 
electronic load. Both input and output power were monitored by a power analyzer, with the voltage 
measurements connected at the screw terminals of the power stage board to avoid as much stray 
resistance in the measured losses as possible. Temperature measurements were also collected for 




Figure 8.43. Case to heatsink thermal resistance and heatsink to ambient thermal resistance for 
each phase leg, calculated using various measurements and compared. 
 
Figure 8.44. Heatsink to ambient thermal resistance calculated using measurements for each 




The loss breakdown of the prototype is shown in Figure 8.46 at nominal operating 
conditions of 450 V dc / 230 V ac. All losses that would be measured by the power analyzer were 
considered, including device losses (switching, conduction, DLB), bleeder resistors on the dc 
capacitor bank, filter losses (line filter, EMI filter), and any stray resistances (PCB traces, wires, 
other board components neglected in the loss model). Initially, the stray resistance was measured 
as approximately 40 mΩ on the ac side, primarily coming from the ac contactor located on the filter 
board for hardware protection. However, this does not consider the ac equivalent resistance 
experienced by the ripple current between the devices and the filter. Therefore, the stray resistance 
may be slightly higher than 40 mΩ. Auxiliary control power is also included in this figure, although 
this was not considered part of the measured power stage loss. 
The filter design was outside the scope of this work, and it was implemented and verified 
prior to the loss model verification testing. The loss of the line filter and EMI filter were calculated  
using a Saber simulation model as part of that separate work. These calculations were incorporated 
into the loss model of the inverter with curve-fitting as shown in Figure 8.47. 
The results of the loss prediction model are shown in Figure 8.48 - Figure 8.53 for the four 
tested operating voltage combinations, and across the rms output current range of the inverter, 
including the device losses, junction temperatures, case temperatures, heatsink temperatures, 
thermal resistances, and overall power stage losses. In Figure 8.51 - Figure 8.53, the experimental 
measurements are also plotted for comparison with the model predictions. The measurement 
tolerance of the power analyzer was included as error bars in these figures, based on the 











Figure 8.46. Predicted loss breakdown of prototype at nominal operating conditions 450 V dc, 
230 V ac, up to full 5 kW loading condition. 
 
Figure 8.47. Predicted filter losses of prototype at four operating conditions considered in 
experimental verification, showing values calculated from Saber simulation (out of scope of this 




Figure 8.48. Predicted device losses of prototype at four operating conditions considered in 
experimental verification. 
 
Figure 8.49. Variable thermal resistances used for loss model, based on experimental 





Figure 8.50. Predicted device junction temperatures for prototype at four operating conditions 
considered in experimental verification. 
 
Figure 8.51. Predicted device case temperatures for prototype at four operating conditions 




Figure 8.52. Predicted heatsink temperature for prototype at four operating conditions 
considered in experimental verification, with measured values shown for comparison. 
 
Figure 8.53. Predicted total power stage losses for prototype (all converter loss except auxiliary 
control power) at four operating conditions considered in experimental verification, with 
measured values and measurement tolerances (error bars) shown for comparison. 
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A discrepancy is evident between the loss and temperature measurements and the model 
predictions, accounting for approximately 10% of the measured power stage loss at 20 Arms. The 
discrepancy in loss could be explained by the underestimated stray resistance or error in the filter 
loss model, but the temperature discrepancy indicates that at least some of the extra loss is occurring 
in the GaN devices. The extra loss has an approximately second-order relationship with output 
current, so it likely stems from underestimated conduction loss (either in the device or stray 
resistance). In contrast, the model for this inverter’s switching loss is proportional to dc voltage, 
with only a weak first-order relationship to rms current. 
Prior literature has shown that dynamic Rds,on can account for a significantly higher 
conduction loss than estimated based on the dc characteristics [252-256]. This phenomenon is 
difficult to characterize, and has not been performed on this GIT with hard switching in the < 1 μs  
time scale. The manufacturer presented in [257] that the effective Rds,on for the Infineon GIT has 
been verified with soft switching to have less than 5% effective Rds,on increase within 200 ns of the 
turn-on transient at 400 V, but the dynamic Rds,on under hard switching was not tested in that time 
scale. 
The thermal characterization study conducted in Section 8.7 may also explain some of this 
discrepancy. This showed that the thermal resistance from junction to case includes components 
with time constants as low as 1 ms. The line cycle is 16.7 ms, and the original loss model assumed 
that the junction temperature can be treated as a constant based on average power. This assumption 
is likely valid for calculation of the case temperature and heatsink temperature, both of which have 
much longer thermal time constants than the line cycle. However, the junction temperature may be 
varying significantly during the conduction period of each device, and the highest junction 
temperature likely occurs near the time of heaviest conduction loss. Further experimental study and 
analysis was necessary to incorporate this into the loss model. 
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8.8.3 Implementation of Dynamic Electro-Thermal Device Loss Model 
The complex thermal impedance from the junction to case was incorporated into the 
inverter loss predictions with a dynamic electro-thermal model. This model was implemented in 




(100 + 𝑇𝑗)  (8.23) 







































𝑇𝑗(𝑡) = 𝑇𝑐 + 𝑇𝑗𝑐,2(𝑡) + 𝑇𝑗𝑐,3(𝑡) + 𝑇𝑗𝑐,4(𝑡) (8.30) 
𝑃𝑑𝑒𝑣𝑖𝑐𝑒,𝑄1𝐴 = {
𝑑𝐼2𝑅𝑑𝑠,𝑜𝑛,𝑄1𝐴 + 𝐸𝑠𝑤𝑓𝑠𝑤 ,   0 < 𝜃 < 𝜋
0                                         ,   𝜋 < 𝜃 < 2𝜋
  (8.31) 
𝑃𝑑𝑒𝑣𝑖𝑐𝑒,𝑄2𝐴 = {
(1 − 𝑑)𝐼2𝑅𝑑𝑠,𝑜𝑛,𝑄2𝐴 + 𝑓𝑠𝑤𝑡𝑑𝑡(𝐼(𝑉𝑡ℎ − 𝑉𝑠) + 𝐼
2𝑅𝑑𝑠,𝑜𝑛,𝑄2𝐴),   0 < 𝜃 < 𝜋
0                                                                                                        ,   𝜋 < 𝜃 < 2𝜋
 (8.32) 
𝑃𝑑𝑒𝑣𝑖𝑐𝑒,𝑄1𝐵 = {
0                                       ,   0 < 𝜃 < 𝜋
𝑑𝐼2𝑅𝑑𝑠,𝑜𝑛,𝑄1𝐴 + 𝐸𝑠𝑤𝑓𝑠𝑤 ,   𝜋 < 𝜃 < 2𝜋
  (8.33) 
𝑃𝑑𝑒𝑣𝑖𝑐𝑒,𝑄2𝐵 = {
0                                                                                                      ,   0 < 𝜃 < 𝜋
(1 − 𝑑)𝐼2𝑅𝑑𝑠,𝑜𝑛,𝑄2𝐴 + 𝑓𝑠𝑤𝑡𝑑𝑡(𝐼(𝑉𝑡ℎ − 𝑉𝑠) + 𝐼













Because several of these equations are interdependent, they must be calculated iteratively 
over the full line cycle until the calculations converge. Figure 8.54 shows one complete line cycle 
of junction temperatures for all four devices with 450 V dc, 230 V ac, and 20 Arms after 15 
iterations of these calculations. Figure 8.55 shows the average values of each device for this line 
cycle, over the 15 iterations implemented in MATLAB. Convergence is reached within 10 
iterations. Figure 8.56 - Figure 8.58 demonstrate the impact of this dynamic model on the on-
resistance, conduction loss, and switching loss. The loss in each device was recalculated with this 
revised model for each operating voltage and current combination, indicating the additional loss 
shown in Figure 8.59 above the previously calculated values. Figure 8.60 and Figure 8.61 show the 
recalculated case and heatsink temperatures, showing a closer match to experimental results. For 
example, the maximum discrepancy in case temperature has been reduced from 11 ⁰C to 8 ⁰C. The 
discrepancy in total power stage loss was also reduced from 10.3% to 6.6% at 20 Arms, as shown in 
Figure 8.62. 
The most critical result of this revised model is the peak junction temperature, shown in 
Figure 8.63. While the previous model allowed for operation up to 21.3 Arms without violating the 
desired 125 ⁰C junction temperature limit, the peak junction temperatures in this revised model 
limit the inverter to 19.3 Arms. Even considering the remaining discrepancy of 8 ⁰C in the case 
temperature, this operating point falls within the 150 ⁰C rating of the junction. 
The remaining loss disrepancy could be explained by approximately 20 mΩ in additional 




Figure 8.54. Instantaneous junction temperatures calculated using dynamic electro-thermal 
model, showing one complete line cycle at 450 V dc, 230 V ac, with 20 Arms output current. 
 
Figure 8.55. Average junction temperatures over one line cycle, calculated using dynamic 
electro-thermal model at 450 V dc, 230 V ac, with 20 Arms output current. Convergence is reached 




Figure 8.56. Instantaneous on-resistances calculated using dynamic electro-thermal model, 
showing one complete line cycle at 450 V dc, 230 V ac, with 20 Arms output current. 
 
Figure 8.57. Instantaneous conduction losses calculated using dynamic electro-thermal model, 




Figure 8.58. Instantaneous switching losses calculated using dynamic electro-thermal model, 
showing one complete line cycle at 450 V dc, 230 V ac, with 20 Arms output current. 
 
Figure 8.59. Additional per-device losses calculated using dynamic electro-thermal loss model, 




Figure 8.60. Device case temperatures calculated using dynamic electro-thermal model, for 
prototype at four operating conditions considered in experimental verification, with measured 
values shown for comparison. 
 
Figure 8.61. Heatsink temperatures calculated using dynamic electro-thermal model, for 
prototype at four operating conditions considered in experimental verification, with measured 




Figure 8.62. Overall converter power stage losses calculated using dynamic electro-thermal 
model, for prototype at four operating conditions considered in experimental verification, with 
measured values and measurement tolerances (error bars) shown for comparison. 
 
Figure 8.63. Peak junction temperatures calculated using dynamic electro-thermal model, for 
prototype at four operating conditions considered in experimental verification, with measured 
values shown for comparison. 
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due to the remaining temperature discrepancies. Adding in the 20 mΩ of extra resistance produces 
the efficiency curve shown in Figure 8.64, which matches very closely with experimental results. 
This efficiency curve has a CEC weighted average of 97.6%, exceeding the targeted 97.0%. 
8.9 General application of this methodology for converter margin reduction 
The methodology presented here may be utilized for margin reduction in other GaN-based 
converter designs, depending on how much characterization data is available for the GaN devices 
and surrounding components. Reducing the current margin without violating any ratings requires 
precise models for all device losses and thermal impedances. Most of these values are only available 
at one particular operating point in device data sheets, and others are not provided at all. For 
example, implementing the proposed loss model with the specified values for the devices and  
 
Figure 8.64. Prototype inverter efficiency, calculated using dynamic electro-thermal model and 
incorporating an addition 60 mΩ of stray resistance, indicating a CEC efficiency of 97.6%. 
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heatsink originally indicated that the inverter could operate safely up to 25 Arms (5.3 kW) without 
exceeding the desired maximum junction temperature of 125 ⁰C. However, the detailed 
characterization indicated a maximum allowable current of 25% lower output power. In fact, 
operation up to that initially estimated maximum of 25 Arms would lead to thermal runaway and 
destroy the devices. According to the dynamic electro-thermal model, the peak junction 
temperature reaches 450 ⁰C at 24.2 Arms. Even at a slightly higher ac current of 24.3 Arms, the 
junction temperature calculation no longer converges and rises asymptotically to infinity. 
Similarly, the steady-state model predicts thermal runaway above 24 Arms. The steady-state 
model is sufficient for most cases, and the dynamic electro-thermal model may not be necessary in 
some converter designs. For example, the steady-state model is appropriate for a dc-dc converter, 
using a loss model similar to the instantaneous equations (8.6), (8.31)-(8.34). The steady-state 
electro-thermal model may also be appropriate for inverters in which Rθ,jc represents a relatively 
minor component of the overall thermal resistance, such as with a larger die size device or smaller 
heatsink. In this particular inverter design, Rθ,jc accounted for approximately 30% of the total 
temperature drop from junction to ambient at Tj = 125 ⁰C. However, if Rθ,jc is much smaller than 
the heatsink and interface thermal resistances, the temperature swing from short time-constant 
impedances may be negligibly small compared to the overall temperature rise. In that case, the 
steady-state model is an effective method for loss and temperature analysis. 
The importance of static and dynamic characterization in this generalized methodology 
also varies from case to case. The variation of on-resistance with temperature may be sufficiently 
characterized in the device data sheet and may not need to be repeated. Depending on the switching 
frequency of the converter, the total loss of the converter may be very sensitive to accurate 
switching loss and dead time loss models, which typically rely on static and dynamic 
characterization. In terms of mitigating transient overshoot voltage, it may not be necessary to 
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perform dynamic characterization prior to designing the converter. The conventional approach is 
simply to minimize parasitic inductance as much as possible, and then choose a relatively 
conservative switching speed until the voltage overshoot can be measured experimentally. 
The methodology and analysis described in Section 8.4 can be directly applied to improve 
this conventional approach. For example, it may seem rational to initially reduce the dc voltage 
below the intended operating bus voltage, until the overshoot voltage is experimentally measured. 
However, negative trends have been demonstrated in both voltage overshoots with dc bus voltage, 
so this may not in fact be an effective approach. Similarly, reducing the switching speed and 
operating current for the initial testing may be logical steps in the initial experimental 
characterization. Indeed, Section 8.4 showed that the turn-on overshoot is strongly proportional to 
turn-on speed, but not to current. Likewise, the turn-off overshoot is strongly proportional to 
current, but it may not be very strongly related to turn-off speed in GaN devices. Therefore, these 
two transient voltage overshoots should be considered separately when experimentally verifying 
these limitations in a GaN-based converter. The turn-on speed can be increased to improve 
switching loss, by accurately measuring the synchronous switch drain voltage with high-bandwidth 
passive probes at the intended operating bus voltage, to ensure that it does not exceed the device’s 
voltage rating. The maximum allowable load current can then be determined by measuring the drain 
voltage on the active switch during the turn-off transient. This turn-off overshoot can be reduced 
by slowing down the turn-off speed, but the results in Section 8.4 indicate that this may not be 
practical with GaN FETs. Rather, the turn-off overshoot can be treated as an inherent current limit 
at the system level. Of course, both of these overshoot phenomena can be improved by reducing 





A full-bridge single-phase inverter was designed for potential PV applications, with a 
design focused on maximum utilization of commercial GaN GITs from Infineon to reduce the cost 
per kW. The key limitating factors in reducing the voltage and current margins of the device were  
identified as the maximum junction temperature and the overshoot voltage during turn-on and turn-
off switching transients. The design of the power stage and thermal interconnection was aimed at 
mitigating these limitations through a combination of experimental characterization and modeling. 
The gate drive circuit was designed based on a limitation of < 100 V overshoot up to 450 V dc and 
34 A peak instantaneous load current (24 Arms). The device losses were experimentally 
characterized using the methodology presented in Chapter 4, using the gate drive circuit and power 
stage designed, and a device loss model was developed. 
A thermal design was proposed for bottom-cooled devices, using copper thermal interface 
blocks to avoid excessive thermal resistance from PCB thermal vias. The thermal design was 
implemented with a heatsink selected for natural convection cooling, and the thermal equivalent 
circuit was experimentally characterized to improve the accuracy of the loss model. This 
characterization showed that both the heatsink and the Infineon GIT had higher thermal resistances 
than specified, although the thermal resistance of the copper thermal interface blocks was measured 
at 0.6 ⁰ C/W as initially estimated. The higher than specified thermal resistances were very limiting 
to the maximum operating conditions of the prototype. The prototype was experimentally verified  
to operate up to  5 kW without violating the specified maximum junction temperature at the 
maximum 250 V output voltage, but it must be derated with lower output voltage. 
The experimental results indicated an extra conduction loss equivalent to approximately 
20 mΩ of stray resistance, although some of this may be due to extra loss within the device 
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(potentially due to dynamic Rds,on). The CEC weighted average efficiency of 97.6% was calculated 
for this prototype, higher than the required 97.0%. 
Although the initial target for maximum power was 5 kW, the inverter was derated based 
on the calculated peak junction temperatures. The 19.3 Arms limitation requires derating the inverter 
to 4.0 kW at the minimum AC voltage of 210 Vrms, 4.4 kW at the nominal 230 Vrms, and 4.8 kW at 
the maximum 250 Vrms. Because the factors involved in this limitation are well-modeled the next 
version of this prototype can be modified to increase the rating. For example, a new heatsink with 
a thermal resistance of 0.15 ⁰C/W would allow for operating up to 24 Arms (at least 5 kW from 210-
250 Vrms). This could also be accomplished with a 0.25 ⁰C/W heatsink if the thermal interface 
resistance can be reduced from 0.6 to 0.3 ⁰C/W, which may be possible by using newly available 
top-cooled versions of the same GaN GITs. 
The next version of this prototype will include improvements to the heatsink design to 
increase the maximum current capability. It will also take advantage of top-cooled GaN GITs to 
design a vertical power loop and decrease the transient overshoot voltage, with the intention to push 
the dc input voltage up to 550 V without exceeding the 600 V device rating. A full thermal 
characterization will be performed on this top-cooled device, as well as static and dynamic 
characterization. The characterization and modeling from Chapter 4 and Chapter 6 were key 
components of this inverter design, providing the methodology for initial characterization of device 
losses and gate driver design. Future work will also include correction of the loss model to eliminate 
the remaining 6.6% error compared with the experimental results (equivalent to 20 mΩ of 
resistance). This will include a more accurate measurement of stray resistances in the circuit, as 
well as the dynamic Rds,on in this GaN GIT.  
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Chapter 9   
Conclusion 
9.1 Current contributions 
Contributions from the work presented here include the following elements: 
a) Commercial and near-commercial GaN power devices were reviewed. This review is distinct 
in that it is given from the perspective of GaN-based converter design and application, rather 
than device fabrication, and that it covers a range of devices available today, rather than 
focusing on a single manufacturer’s device. This review includes some typical structures of 
both vertical and horizontal devices, their commercial availability and ratings, and some of the 
unique properties of these devices. Following this user-oriented device review, the design 
challenges of GaN power devices were summarized, including board layout and gate driver 
requirements. 
b) The methodology for characterization of GaN FETs across a full sweep of voltage, current, and 
temperature conditions was presented, including results from two examples of 600 V 
enhancement-mode GaN FETs. These tests include static characteristics such as forward and 
reverse conduction behavior, on-resistance, transconductance, gate leakage current, and 
junction capacitance. Additionally, the dynamic characteristics were studied with a sweep of 
double pulse tests, measuring turn-on times and loss as well as turn-off times and loss. The 
waveforms were also studied in post-processing for other dynamic properties such as gate and 
drain overvoltages and estimation of other unmeasured waveforms based on available data. 
Three key contributions in this area are as follows: 1) a sub-nanosecond current deskew 
procedure based on power loop inductance voltage drop; 2) an accurate means of junction 
temperature control in both static and dynamic testing; and 3) methodology for estimating 
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additional waveforms that are internal to the device or otherwise difficult to measure, based on 
the measured static and dynamic testing results. 
c) In addition to the typical dynamic characterization, a methodology was developed to determine 
the turn-on loss due to cross-talk with various symmetric and asymmetric gate resistances. The 
losses in both the active and synchronous devices due to the shoot-through current caused by 
cross-talk were measured using this experimental methodology for the enhancement-mode 
GaN HFET characterized in (b). The negative spikes caused by this cross-talk were also studied 
for each case. 
d) A model was developed to explain the behavior of an enhancement-mode GaN HFET during 
the turn-on and turn-off dvds/dt transient. Using subcircuit analysis, equations for the driver 
voltage, gate voltage, gate current, drain-source voltage, channel current, and drain current 
were developed. Calculated waveforms using the proposed model were shown to match well 
with experimental results at several different operating conditions and gate resistances. This 
model was not developed for loss prediction or simulation, but rather to understand and explain 
the experimental waveforms and provide a basis for improved gate driver design for this device. 
Two key applications of this model were proposed: 1) improved understanding of the 
controllable circuit parameters that impact the speed of the dvds/dt transient and overvoltages; 
and 2) a technique for scaling experimentally measured turn-on loss to higher temperature. 
e) A fault protection scheme was developed to detect overcurrent and short-circuit faults and 
quickly turn off GaN GITs. This scheme was designed based on the modeling and 
characterization of one particular GaN GIT, then it was implemented and experimentally 
verified using engineering samples of that part. The circuit includes a comparator detection 
circuit for a filtered gate voltage, as well as a soft turn-off circuit for controlled fault shutdown 
without inducing excessive overvoltage. This protection circuit was experimentally verified in 
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short-circuit conditions in a range of voltage and temperature conditions, as well as inductive 
load overcurrent faults. The overcurrent threshold and total fault energy were shown to be 
highly immune to temperature variations, with a total response time under 180 ns at 400 V for 
all operating temperatures in both HSF and FUL fault types, with less than 100 ns detection 
time and a soft turn-off to prevent overvoltage damage. The model and characterization used 
to design the vgs-based overcurrent detection was also shown to be useful in estimation the 
junction temperature of an on-state device with 0 A load current. 
f) A methodology was established for designing a full-bridge hard-switching inverter with 
reduced current and voltage margins, to fully utilize the capabilities of the GaN FETs. This 
methodology involves selection of gate drive circuit parameters, bus voltages, and load currents 
to ensure that the device does not exceed its pulsed drain voltage rating. The switching loss, 
conduction loss, and other device loss components were modeled using the static and dynamic 
characterization techniques described in Chapter 4. Additionally, the thermal equivalent circuit 
was experimentally characterized, including the device, interface, and heatsink. This thermal 
design includes a copper thermal interface block intended to connect the heatsink with the 
bottom-cooled GaN FETs through PCB cutouts, acting as both thermal standoffs and heat 
spreaders. Using the chosen gate drive circuit parameters, device loss models, and thermal 
equivalent circuit, the maximum current and voltage capabilities of the converter were 
determined. This model was verified experimentally, and then used to identify key research 
areas for further improvement in the current and voltage capabilities of the design. 
9.2 Proposed future work 
Future work in this area would likely be extensions of the current contributions, including 
the following key research areas: 
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a) The dynamic characterization methodology described in Chapter 4 may be extended to include 
characterization of the dynamic Rds,on (i.e. “current collapse”) mechanism described in Chapter 
2, particularly in the case of hard switching. This mechanism was hypothesized to be the source 
of loss discrepancy between the model and experimental results in Chapter 8. Extensive 
literature is available on the subject of dynamic Rds,on characterization, although there is an 
inherent challenge in measuring vds with mV-scale accuracy within ns of dropping from 
hundreds of volts in the off-state. Such a test setup is required to accurately capture the time-
varying Rds,on increase that occurs immediately after a hard turn-on, which has been shown to 
vary with junction temperature, bus voltage, and other operating conditions. In a hard-
switching converter switching in the hundreds of kHz range, the increased Rds,on within a few 
hundred ns of turn-on can be a significant loss contributor. 
b) The short circuit fault ruggedness of the GaN GIT used in Chapters 7 and 8 may be tested to 
determine minimum protection response to prevent degradation. The protection scheme 
demonstrated in Chapter 7 was verified to shut down the faulted switch within 100-200 ns of 
exceeding the overcurrent threshold, but it has not yet been shown whether this response is fast 
enough to prevent long-term degradation of the devices. Although no failures were seen during 
the experimental testing of the protection circuit, only one pair of devices was used during the 
short-circuit testing phase. 
c) Similarly, the overcurrent scheme may be tested with a larger sample size of devices from 
multiple manufacturers, part numbers, and sample batches, as well as with the same devices 
over time to check for drift. This testing would enhance the practicality of the protection 
scheme, since a real implementation would require consistent behavior over a statistical spread 
of devices without significant variation in performance over time. Testing of scheme with 
integration into an actual converter would also allow further verification of noise immunity, 
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including the isolation of the high-side device’s protection circuit, and immunity to coupled 
noise from elsewhere in the power stage circuit. 
d) A more extensive sweep of gate drive circuit parameters may be performed with the GaN GIT, 
to establish best-case tradeoff of switching loss and overvoltage with a capacitive gate drive 
circuit. This may include sweeping the dynamic driving voltage, turn-on and turn-off gate 
resistances, and speed-up capacitance, as well as variation of other elements of the driving 
circuit. This sweep may identify a combination of gate drive circuit parameters that produces 
lower switching losses than in the experimental prototype presented in Chapter 8, without 
violating the pulsed voltage rating of the device during switching transient overshoots. 
e) The converter presented in Chapter 8 may be improved in terms of loss/efficiency and 
maximum power rating. This improvement is likely to come from a one or more of the 
following design areas: a more optimized heatsink selection/design; implementation of a 
vertical power loop using top-cooled GaN GITs; implementation of a different modulation 
scheme (e.g., symmetric unipolar) for more balanced device loss sharing; and higher switching 
frequency, if this results in overall filter size/cost/loss reduction without a significantly higher 
contribution from switching loss. In particular, the performance with newly available top-
cooled GaN GITs may be compared with the performance previously achieved using bottom-
cooled GITs. Although the difference in thermal resistance is not likely to be significant due to 
the prior successful implementation of thermal interface blocks, the vertical power loop using 
top-cooled GITs is expected to cut the total power loop inductance in half, which may reduce 
the turn-on and turn-off overshoot voltages by a similar margin. Comprehensive 
characterization of the hard-switching dynamic Rds,on can also be performed using the 
methodology established in this work, which will improve the loss prediction model when the 
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Appendix A  







%Specify the folder where the data is, if different from current working directory 
testpoint_filepath = '400V_15A\'; 
%If using Tek5000 series, this should be file name except _Chx.csv at end 
%If using Tek4000 series, this should be complete file name 
%On and off file names can be the same, if you only save one waveform 
filename_on = 0;%'tek0000ALL.csv'; %Set to 0 if you do not want to process turn-on waveform 
filename_off = 'tek0005ALL.csv'; %Set to 0 if you do not want to process turn-off waveform 
 
%Settings for data importing 
TekDPO5xxx = false; %If using Tek 5000-series scope 
TekDPO4xxx = true; %If using Tek 4000-series scope 
plotlines = true; %Plot vertical lines showing transient subinterval triggers 
biasadjust = false; %Adjust dc bias for vds and id 
plot_channel_current = true; %Calculate and plot Coss and channel current (requires separate Coss import) 
alignment_check = false; %Check id-vds alignment (deskew) graphically 
compensate_Esw = true; %Compensate switching loss for conduction loss that would otherwise occur 
during transient interval 
id_channel_number = 4; 
vds_channel_number = 1; 
vgs_channel_number = 2; 
i_adj = 1; %Vertical scale adjustment for current measurement, if not scaled properly in scope 
id_alignment_ns = 0;  %Number of ns to move id earlier in time for deskew correction (shifts id to the left 
in plots) 
 
%Transient waveform window areas, for analyzing and plotting 
turnon_window_stepback = 30; %How long before transient midpoint to start waveform window, in ns 
turnon_window_time = 80; %Total window time of desired turn-on tcransition view, in ns 
turnoff_window_stepback = 30; %How long before transient midpoint to start waveform window, in ns 
turnoff_window_time = 80; %Total window time of desired turn-on tcransition view, in ns 
filter_samples = 1; %Number of samples to use for differentiation (minimum 1, higher filters noise better 
but loses accuracy) 
 
%Parameters for plotting time-base waveforms 
vds_scale = 100; %V/div 
vgs_scale = 2; %V/div 
id_on_scale = 10; %A/div 
id_off_scale = 5; %A/div 
Pon_scale = 5e3; %W/div 
Poff_scale = 1e3; %W/div 
time_grid_increment = 10; %ns/div 
linewidth = 3; 
vdsColor = [0 0 1]; 
vgsColor = [0 1 0]; 
idColor = [1 0 0]; 
powerColor = [0 0 0]; 
ichanColor = [0 1 1]; 
icossColor = [1 0.5 0.2]; 





Lloop = 4.7e-9; %Estimated power loop inductance 
Cstray = 10e-12; 
Rdson = 52e-3; %On-resistance of device under test 
Rshunt = 0.100; %Resistance of coaxial current shunt 
Vbd = 2; %Forward voltage of body diode 
Rbd = Rdson*2; %Series resistance of body diode. This can be set to 0 if not known. 
% Deskew plot settings. Set them all to -1 if you are not sure yet. 
deskew_start = 20; %Start time in ns for x scale 
deskew_stop = 30; %Stop time in ns for x scale 
deskewVmin = 300; %Min voltage for y scale 
deskewVmax = 450; %Max voltage for y scale 
 
if (filename_on > 0) 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
%%%%%%%%%%%%% Turn-on waveform analysis %%%%%%%%%%%%%% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
 
%This section of the code processes a full data set that has been captured 
%for analyzing turn-on waveform data (all variables ending with "_onwf". 
%This data set likely has turn-off data as well, so that data must be 
%processed partially, but it is not used for turn-off transient analysis. 
 
%Import data 
if (TekDPO5xxx == true) && (TekDPO4xxx == false) %Import 5000 series data format 
    M = csvread([testpoint_filepath filename_on '_Ch' num2str(vgs_channel_number) '.csv'],0,3); 
    time_onwf = (M(:,1) - M(1,1)); 
    deltat_onwf = (M(2,1)-M(1,1)); 
    vgs_onwf = M(:,2); 
    M = csvread([testpoint_filepath filename_on '_Ch' num2str(vds_channel_number) '.csv'],0,3); 
    vds_onwf = M(:,2); 
    M = csvread([testpoint_filepath filename_on '_Ch' num2str(id_channel_number) '.csv'],0,3); 
    id_onwf = -M(:,2); 
    vector_length = length(time_onwf); 
elseif (TekDPO4xxx == true) && (TekDPO5xxx == false) %Import 4000 series data format 
    M = csvread([testpoint_filepath filename_on],21,0); 
    time_onwf = (M(:,1)-M(1,1)); 
    vgs_onwf = M(:,vgs_channel_number+1); 
    vds_onwf = M(:,vds_channel_number+1); 
    id_onwf = M(:,id_channel_number+1); 
    deltat_onwf = (M(2,1)-M(1,1)); 
    vector_length = length(time_onwf); 
else 
    return; %Not a compatible data format 
end 
 
% Check for inf and replace with closest non-inf data point 
for m=1:vector_length 
    if((vds_onwf(m)==Inf)|(vds_onwf(m)==-Inf)) 
        vds_onwf(m) = vds_onwf(m-1); 
    end 
    if((id_onwf(m)==Inf)|(id_onwf(m)==-Inf)) 
        id_onwf(m) = id_onwf(m-1); 
    end 
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    if((vgs_onwf(m)==Inf)|(vgs_onwf(m)==-Inf)) 
        vgs_onwf(m) = vgs_onwf(m-1); 
    end 
end 
 
%Adjust id if not scaled properly in scope 
id_onwf = id_onwf*i_adj; 
 
% Time shift id to correct deskew (I-V misalignment) 
id_alignment_pts = round(id_alignment_ns * 1e-9 / deltat_onwf); 
id_length = length(id_onwf); 
if (id_alignment_pts > 0) 
    id_onwf(1:id_length-id_alignment_pts) = id_onwf(id_alignment_pts+1:id_length); 
else 
    id_onwf(-id_alignment_pts+1:id_length) = id_onwf(1:id_length+id_alignment_pts); 
end 
 
%%%%%%%%%%%%Full window view of turn-on data set%%%%%%%%% 
 
%Set up plot window 
fig = figure(1); clf; hold on; 
fig.Name = 'Turn-On Waveform: Full Capture'; 
fullPlot = gca; 
fullPlot.XGrid = 'on'; 
fullPlot.YGrid = 'on'; 
fullPlot.GridLineStyle = '--'; 
fullPlot.GridColor = [0.6 0.6 0.6]; 
fullPlot.GridAlpha = 0.5; 
fullPlot.FontSize = fontsize; 
fullPlot.XAxis.Visible = 'on'; 
fullPlot.YAxis.Visible = 'off'; 




fullPlotXAxisLength = time_onwf(end)*1e6; 
ymax = 0; ymin = 0; 
% V_DS 
vdsOnLine = line((time_onwf)*1e6, vds_onwf/vds_scale); 
vdsOnLine.Color = vdsColor; 
vdsOnLine.LineWidth = linewidth; 
% V_GS 
vgsOnLine = line(time_onwf*1e6, vgs_onwf/vgs_scale); 
vgsOnLine.Color = vgsColor; 
vgsOnLine.LineWidth = linewidth; 
% I_D 
idOnLine = line(time_onwf*1e6, id_onwf/id_on_scale); 
idOnLine.Color = idColor; 
idOnLine.LineWidth = linewidth; 
 
% Add triangles to show y=0 point in scope-view plots 




fill([0 0 fullPlotXAxisLength/30]+fullPlotXAxisLength/50, [-1 1 0]*fullPlotYAxisLength/20, vgsColor); 
fill([0 0 fullPlotXAxisLength/30]+fullPlotXAxisLength/100, [-1 1 0]*fullPlotYAxisLength/20, idColor); 
fill([0 0 fullPlotXAxisLength/30], [-1 1 0]*fullPlotYAxisLength/20, vdsColor); 
line([0 0], [fullPlotYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*fullPlotXAxisLength, [fullPlotYAxis.Limits], 'color','black','linewidth',2) 
line([0 fullPlotXAxisLength], [1 1]*fullPlotYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 fullPlotXAxisLength], [1 1]*fullPlotYAxis.Limits(2), 'color','black','linewidth',2) 
 
%%%%%%%%%%%%%%%% Find turn-off time indices %%%%%%%%%%%%%%%%% 
j = 1; 
while (vds_onwf(j) > 0.5*max(vds_onwf)) %Find and skip first turn-on, if it exists 
    j = j + 1; 
end 
j = j + ceil(turnon_window_time*1e-9/deltat_onwf); %Skip ahead 
while (vds_onwf(j) < 0.5*max(vds_onwf)) %Now find turn-off transient of interest 
    j = j + 1; 
end 
%Set beginning and end of turn-off transient (but this data will not be used for 
%turn-off transient analysis, since it comes from the turn-on data set) 
j = j - floor(turnoff_window_stepback*1e-9/deltat_onwf); 
turnoff_start_onwf = j; 
j = j + floor(turnoff_window_time*1e-9/deltat_onwf); 
turnoff_end_onwf = j; 
 
%%%%%%%% Find turn-on time indices %%%%%%%%%% 
while (vds_onwf(j) > 0.5*max(vds_onwf)) 
    j = j + 1; 
end 
%Set beginning and end of turn-on transient (this is the data that will be 
%used for analysis of the turn-on transient) 
j = j - floor(turnon_window_stepback*1e-9/deltat_onwf); 
turnon_start_onwf = j; 
j = j + floor(turnon_window_time*1e-9/deltat_onwf); 
turnon_end_onwf = j; 
 
while (vds_onwf(j) < 0.5*max(vds_onwf)) 
    j = j + 1; 
end 
%If it is captured in data set, this will find the end of the second pulse 
second_turnoff_start_onwf = j - floor(turnoff_window_stepback*1e-9/deltat_onwf); 
 
%Plot dashed vertical lines indicating the turn-on and turn-off transient 
%locations on the full turn-on waveform capture 
if (plotlines == true)  
    line([turnoff_start_onwf turnoff_start_onwf]*deltat_onwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 
    line([turnoff_end_onwf turnoff_end_onwf]*deltat_onwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 
    line([turnon_start_onwf turnon_start_onwf]*deltat_onwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 






% Estimate load current based on average value 20 ns prior to start of turn-off waveform 
IL_onwf = mean(id_onwf(turnoff_start_onwf-floor(20e-9/deltat_onwf):turnoff_start_onwf)); 
 
%Adjust for any dc bias error (not generally recommended, but optional) 
if (biasadjust == true) 
    id_dcbias_onwf = mean(id_onwf(turnon_start_onwf-floor(20e-9/deltat_onwf):turnon_start_onwf)); 
    id_onwf = id_onwf - id_dcbias_onwf; 
    vds_dcbias_onwf = mean(vds_onwf(turnon_end_onwf:second_turnoff_start_onwf)) - IL_onwf*Rdson; 
    vds_onwf = vds_onwf - vds_dcbias_onwf; 
    % Recalculate IL with bias adjusted 
    IL_onwf = mean(id_onwf(turnoff_start_onwf-floor(20e-9/deltat_onwf):turnoff_start_onwf)); 
end 
 
% Find steady-state on values for vgs based on average 20 ns prior to start of turn-off waveform 
% (this should be the positive driving voltage) 
Vdrv_onwf = mean(vgs_onwf(turnoff_start_onwf-floor(20e-9/deltat_onwf):turnoff_start_onwf)); 
% Find average vds between 20 ns after turn-off and beginning of turn-on 
Vdc_onwf = mean(vds_onwf(turnoff_end_onwf+floor(20e-9/deltat_onwf):turnon_start_onwf)); 
 
%%%%%%%% Find turn-on trigger points for subinterval analysis %%%%%%%%%% 
j = turnon_start_onwf; 
while (vgs_onwf(j-1) < 0.2*Vdrv_onwf) 
    j = j + 1; 
end 
while (mean(vgs_onwf(j-2:j-1)) < vgs_onwf(j)) 
    j = j - 1; 
end 
%t1 is point where vgs starts to rise 
t1_onwf = j; 
t1_time_onwf = (time_onwf(t1_onwf)-time_onwf(turnon_start_onwf))*1e9; 
while (id_onwf(j) < IL_onwf) 
    j = j + 1; 
end 
%t3 is point where id = IL 
t3_onwf = j; 
t3_time_onwf = (time_onwf(t3_onwf)-time_onwf(turnon_start_onwf))*1e9; 
while (id_onwf(j-1) < id_onwf(j)) 
    j = j - 1; 
end 
%t2 is point where id starts to rise 
t2_onwf = j; 
if (t2_onwf < turnon_start_onwf) 
    t2_onwf = turnon_start_onwf + 1; 
end 
t2_time_onwf = (time_onwf(t2_onwf)-time_onwf(turnon_start_onwf))*1e9; 
while (vds_onwf(j) > 0) 
    j = j + 1; 
end 
%t4 is point where vds crosses 0 V, or in some cases where it reaches its 
%first trough point then starts increasing again (only if it never crosses 
%zero) 
t4_onwf = j; 
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if (t4_onwf > turnon_end_onwf) 
    t4_onwf = turnon_end_onwf - 1; 
end 
t4_time_onwf = (time_onwf(t4_onwf)-time_onwf(turnon_start_onwf))*1e9; 
 
%%%%%%%% Calculate switching times %%%%%%%%% 
td_on = t2_time_onwf - t1_time_onwf; %turn-on delay time 
tcr = t3_time_onwf - t2_time_onwf; %current rise time 
tvf = t4_time_onwf - t3_time_onwf; %voltage fall time 
t_on = t4_time_onwf - t1_time_onwf; %total turn-on time 
 
%%%%%%%%%%%%%%% Calculate switching energy %%%%%%%%%%%% 
Pon = vds_onwf.*id_onwf; 
% Eonwf_cum((turnon_start_onwf:turnon_end_onwf)-turnon_start_onwf+1) = 
cumtrapz(time_onwf(turnon_start_onwf:turnon_end_onwf),Pon((turnon_start_onwf:turnon_end_onwf)-
turnon_start_onwf+1)); 
if (compensate_Esw == true)  
    %Optionally, compensate for conduction loss that would have occurred 
    %during the time interval of switching, to avoid double-counting (Ideal 
    %duty cycles D and 1-D usually used for conduction loss calculation, 
    %neglecting switching transient time) 
    Eon_comp = (IL_onwf * Rdson^2) * (t4_onwf-t2_onwf)*deltat_onwf; 
else 
    Eon_comp = 0; 
end 
% Turn-on loss is integral of I*V during tcr and tvf only 
Eon = trapz(time_onwf(t2_onwf:t4_onwf),Pon(t2_onwf:t4_onwf)) - Eon_comp; 
 
%%%%%%%%%%%%%%%%%%% Calculate dv/dt %%%%%%%%%%%%%%%%%%%% 
j = t3_onwf; 
while (vds_onwf(j) > Vdc_onwf*0.9) 
    j = j + 1; 
end 
% Find adjusted t3 where vds = 0.9Vdc 
t3_90percent = j; 
while (vds_onwf(j) > Vdc_onwf*0.1) 
    j = j + 1; 
end 
% Find adjusted t4 where vds = 0.1Vdc 
t4_10percent = j; 
tvf_9010 = (t4_10percent - t3_90percent)*deltat_onwf*1e9; 
% Using 10 & 90% points neglects the exponential fall at start and end, and 
% instead focuses on nearly-linear fall of vds 
dvdt_on(1:t4_10percent-t3_90percent+1) = (vds_onwf(t3_90percent+1:t4_10percent+1) - 
vds_onwf(t3_90percent:t4_10percent))./(deltat_onwf); 
dvdt_on_pk = max(-dvdt_on); %Peak dv/dt 
dvdt_on_avg = mean(-dvdt_on); %Average dv/dt, which is typically used to describe switching speed 
 
%Display results in command window 
disp('Turn-on waveform analysis:'); 
fprintf(' V_dc         %4.0f V',Vdc_onwf); 
fprintf('\n I_L           %4.1f A',IL_onwf); 
fprintf('\n Eon          %4.1f uJ',Eon*1e6); 
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fprintf('\n td_on        %4.1f ns',td_on); 
fprintf('\n tcr          %4.1f ns',tcr); 
fprintf('\n tvf          %4.1f ns',tvf); 
fprintf('\n Avg dv/dt    %4.1f V/ns',dvdt_on_avg*1e-9); 
fprintf('\n Peak dv/dt   %4.1f V/ns \n\n',dvdt_on_pk*1e-9); 
 
 
%%%%%%%%%%%%%%%%%% Plot turn-on transient %%%%%%%%%%%%%%%%%%%%% 
 
% Set up plot window 
ta = turnon_start_onwf; 
tb = turnon_end_onwf; 
fig = figure(2); clf; hold on; 
fig.Name = 'Turn-On Transient'; 
 
% Setup Power Subplot and plot power line 
powerSubPlot = subplot(2, 1, 1); 
powerSubPlot.XGrid = 'on'; 
powerSubPlot.YGrid = 'on'; 
powerSubPlot.Position = [0.01 0.77 0.98 0.22]; 
powerSubPlot.XAxis.Visible = 'off'; 
powerSubPlot.YAxis.Visible = 'off'; 
powerSubPlot.FontSize = fontsize; 
powerSubPlot.XTick = [0:time_grid_increment:turnon_window_time-
mod(turnon_window_time,time_grid_increment)]; 
powerSubPlot.YTick = [floor(min(Pon(ta:tb)/Pon_scale)):1:ceil(max(Pon(ta:tb)/Pon_scale))]; 
powerSubPlot.GridLineStyle = '--'; 
powerSubPlot.GridColor = [0.6 0.6 0.6]; 
powerSubPlot.GridAlpha = 0.5; 
powerLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9, Pon(ta:tb)/(Pon_scale)); 
powerLine.Color = powerColor; 
powerLine.LineWidth = linewidth; 
powerYAxis = powerSubPlot.YAxis; 
powerYAxis.Limits = [floor(min(Pon/Pon_scale)) ceil(max(Pon/Pon_scale))]; 
powerYAxisLength = powerYAxis.Limits(2)-powerYAxis.Limits(1); 
axis([0 turnon_window_time powerYAxis.Limits]); 
% Add triangle to show y=0 point in scope-view plot 
hold on; 
fill([0 0 turnon_window_time/30], [-powerYAxisLength/8 powerYAxisLength/8 0],'black'); 
line([0 0], [powerYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*turnon_window_time, [powerYAxis.Limits], 'color','black','linewidth',2) 
line([0 turnon_window_time], [1 1]*powerYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 turnon_window_time], [1 1]*powerYAxis.Limits(2), 'color','black','linewidth',2) 
 
if (plotlines == true) 
%     line([t1_time_onwf t1_time_onwf],[powerYAxis.Limits],'Color',[1 0.2 0.7],'LineStyle','--
','LineWidth',2); 
    line([t2_time_onwf t2_time_onwf],[powerYAxis.Limits],'Color',[1 0.2 0.7],'LineStyle','--
','LineWidth',2); 
%     line([t3_time_onwf t3_time_onwf],[powerYAxis.Limits],'Color',[1 0.2 0.7],'LineStyle','--
','LineWidth',2); 






% Setup id/vds/vgs subplot and plot these lines 
measSubP = subplot(2, 1, 2); 
measSubP.Position = [0.01 0.16 0.98 0.6]; 
measSubP.XGrid = 'on'; 
measSubP.YGrid = 'on'; 
measSubP.GridLineStyle = '--'; 
measSubP.GridColor = [0.6 0.6 0.6]; 
measSubP.GridAlpha = 0.5; 
measSubP.FontSize = fontsize; 
measSubP.XAxis.Visible = 'on'; 
measSubP.YAxis.Visible = 'off'; 
measSubP.XTick = [0:time_grid_increment:turnon_window_time-
mod(turnon_window_time,time_grid_increment)]; 
measSubP.YTick = [-100:1:100]; 
measYAxis = measSubP.YAxis; 
xlabel(['Time (ns)']); 
line([0 turnon_window_time],[0 0],'Color',[0.4 0.4 0.4],'LineStyle','-.','LineWidth',3); 
ymax = 0; ymin = 0; 
% V_DS 
vdsOnLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9, vds_onwf(ta:tb)/vds_scale); 
vdsOnLine.Color = vdsColor; 
vdsOnLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(vds_onwf(ta:tb)/vds_scale))]); 
ymin = min([ymin floor(min(vds_onwf(ta:tb)/vds_scale))]); 
% V_GS 
vgsOnLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9, vgs_onwf(ta:tb)/vgs_scale); 
vgsOnLine.Color = vgsColor; 
vgsOnLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(vgs_onwf(ta:tb)/vgs_scale))]); 
ymin = min([ymin floor(min(vgs_onwf(ta:tb)/vgs_scale))]); 
% I_D 
idOnLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9, id_onwf(ta:tb)/id_on_scale); 
idOnLine.Color = idColor; 
idOnLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(id_onwf(ta:tb)/id_on_scale))]); 
ymin = min([ymin floor(min(id_onwf(ta:tb)/id_on_scale))]); 
 
% Calculate Coss and channel currents if option is selected 
% To use this function, you must generate a file Coss.mat with a variable 
% Coss stored in it, which can be created using file 
% "Process_capacitance_curves.m". This Coss vector must be scaled such 
% that the voltage is equal to the index of each point (i.e., Coss(12) is 
% the Coss of your device when Vds = 12 V. 
% You must also select "filter_samples" wisely, based on how noisy your 
% data set is. 
if (plot_channel_current == true) 
    load Coss.mat; 
    % Calculate dvdt using a centered moving average, which is accomplished 
    % by looking forward and backward in time equally (filter_samples) then 
    % dividing the difference in vds by 2*filter_samples*deltat 
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    dvdt_calc = [(vds_onwf(ta+filter_samples:tb+filter_samples) - vds_onwf(ta-filter_samples:tb-
filter_samples))/(deltat_onwf * 2 * filter_samples)]; 
    % Use imported Coss.mat data to find Coss at each sampled time. 
    % Note that if vds < 1, Coss(1) is used, and if vds exceeds the Coss 
    % vector that was imported, it uses the highest vds point on the curve. 
    for mmm = 1:tb-ta + 1 
        if (vds_onwf(mmm + ta - 1) < 1); 
            Coss_calc(mmm) = Coss(1) + Cstray; 
        elseif (vds_onwf(mmm + ta - 1) > length(Coss)); 
            Coss_calc(mmm) = Coss(end) + Cstray; 
        else 
            Coss_calc(mmm) = Coss(floor(vds_onwf(mmm + ta - 1))) + Cstray; 
        end 
        icoss_onwf(mmm) = -dvdt_calc(mmm) * Coss_calc(mmm); 
        ichan_onwf(mmm) = icoss_onwf(mmm) + id_onwf(mmm + ta - 1); 
    end 
    % Plot icoss line 
    icossOnLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9,icoss_onwf/id_on_scale); 
    icossOnLine.Color = icossColor; 
    icossOnLine.LineWidth = linewidth; 
    ymax = max([ymax ceil(max(icoss_onwf/id_on_scale))]); 
    ymin = min([ymin floor(min(icoss_onwf/id_on_scale))]); 
    % Plot ichan line 
    ichanOnLine = line((time_onwf(ta:tb)-time_onwf(ta))*1e9,ichan_onwf/id_on_scale); 
    ichanOnLine.Color = ichanColor; 
    ichanOnLine.LineWidth = linewidth; 
    ymax = max([ymax ceil(max(ichan_onwf/id_on_scale))]); 
    ymin = min([ymin floor(min(ichan_onwf/id_on_scale))]); 
end 
 
% Add triangles to show y=0 point in scope-view plots 
axis([0 turnon_window_time ymin ymax]); 
measYAxisLength = measYAxis.Limits(2)-measYAxis.Limits(1); 
xTick = get(measSubP,'XTick'); 
measSubP.XTick = xTick(1:end-1); 
hold on; 
fill([0 0 turnon_window_time/30]+turnon_window_time/50, [-1 1 0]*measYAxisLength/20, vgsColor); 
fill([0 0 turnon_window_time/30]+turnon_window_time/100, [-1 1 0]*measYAxisLength/20, idColor); 
fill([0 0 turnon_window_time/30], [-1 1 0]*measYAxisLength/20, vdsColor); 
% Add black border around plot 
line([0 0], [measYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*turnon_window_time, [measYAxis.Limits], 'color','black','linewidth',2) 
line([0 turnon_window_time], [1 1]*measYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 turnon_window_time], [1 1]*measYAxis.Limits(2), 'color','black','linewidth',2) 
 
% Optionally, plot the subinterval trigger points t1-t4 to help verify 
% calculations. If lines do not appear to be where they should be, then 
% algorithm for detecting trigger points may need to be modified for your 
% data set. 
if (plotlines == true) 
    line([t1_time_onwf t1_time_onwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
    line([t2_time_onwf t2_time_onwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
    line([t3_time_onwf t3_time_onwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
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    line([t4_time_onwf t4_time_onwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
end 
 
% Optionally, calculate di/dt and graphically examine I-V alignment to 
% improve/correct deskew setting 
if (alignment_check == true) 
    % Calculate didt using a centered moving average, which is accomplished 
    % by looking forward and backward in time equally (filter_samples) then 
    % dividing the difference in id by 2*filter_samples*deltat 
    didt = [(id_onwf(ta+filter_samples:tb+filter_samples) - id_onwf(ta-filter_samples:tb-
filter_samples))/(deltat_onwf * 2 * filter_samples)]; 
    % This equation is based on a KVL of power loop, using settings 
    % selected at beginning of this file. 
    vds_calc = Vdc_onwf + Vbd + (IL_onwf-id_onwf(ta:tb))*Rbd - id_onwf(ta:tb)*Rshunt - Lloop*didt; 
    % Adjust dc bias to make graphical alignment easier 
    vds_calc_adjust = mean(vds_onwf(ta:t2_onwf)-vds_calc(1:t2_onwf-ta+1)); 
    vds_calc = vds_calc + vds_calc_adjust; 
    % Plot vds and this new vds calculated using id waveform, and compare 
    % the two graphically. If not well aligned, try adjusting 
    % filter_samples or id_alignment_ns until the two match well. 
    % IMPORTANT! - The deskew setting should not change unless your test 
    % setup changes (board, cables, scope, shunt, etc.). Do not adjust 
    % deskew or id_alignment_ns differently for different data points in 
    % the same test data set. 
    fig = figure(5); clf; hold on; hax = gca; grid on; 
    set(fig, 'units', 'inches', 'position', [2 2 7.4 4.5]) 
    set(hax,'FontSize',fontsize); 
    plot((time_onwf(ta:tb)-time_onwf(ta))*1e9,vds_onwf(ta:tb),'-','lineWidth',linewidth,'color',[0 0 0.8]) 
    plot((time_onwf(ta:tb)-time_onwf(ta))*1e9,vds_calc,'-','lineWidth',linewidth,'color',[0.5 0.1 0.5]) 
    line([t2_time_onwf t2_time_onwf],get(hax,'YLim'),'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
    line([t3_time_onwf t3_time_onwf],get(hax,'YLim'),'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
 
    xlabel('Time (ns)'); 
    ylabel('Voltage (V)'); 
    legend('v_{ds,meas}','v{ds,calc}','location','Southwest') 
    %This scaling must be selected at the beginning of the file. 
    if deskew_start>=0 
        axis([deskew_start deskew_stop deskewVmin deskewVmax]); 






if (filename_off > 0) 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
%%%%%%%%%%% Turn-off waveform analysis %%%%%%%%%%%%%% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
 
%This section of the code processes a full data set that has been captured 
%for analyzing turn-off waveform data (all variables ending with "_offwf". 
%This data set likely has turn-on data as well, so that data must be 





if (TekDPO5xxx == true) && (TekDPO4xxx == false) %Import 5000 series data format 
    M = csvread([testpoint_filepath filename_off '_Ch' num2str(vgs_channel_number) '.csv'],0,3); 
    time_offwf = (M(:,1) - M(1,1)); 
    deltat_offwf = (M(2,1)-M(1,1)); 
    vgs_offwf = M(:,2); 
    M = csvread([testpoint_filepath filename_off '_Ch' num2str(vds_channel_number) '.csv'],0,3); 
    vds_offwf = M(:,2); 
    M = csvread([testpoint_filepath filename_off '_Ch' num2str(id_channel_number) '.csv'],0,3); 
    id_offwf = -M(:,2); 
    vector_length = length(time_offwf); 
elseif (TekDPO4xxx == true) && (TekDPO5xxx == false) %Import 4000 series data format 
    M = csvread([testpoint_filepath filename_off],21,0); 
    time_offwf = (M(:,1)-M(1,1)); 
    vgs_offwf = M(:,vgs_channel_number+1); 
    vds_offwf = M(:,vds_channel_number+1); 
    id_offwf = M(:,id_channel_number+1); 
    deltat_offwf = (M(2,1)-M(1,1)); 
    vector_length = length(time_offwf); 
else 
    return; %Not a compatible data format 
end 
 
% Check for inf and replace with closest non-inf data point 
for m=1:vector_length 
    if((vds_offwf(m)==Inf)|(vds_offwf(m)==-Inf)) 
        vds_offwf(m) = vds_offwf(m-1); 
    end 
    if((id_offwf(m)==Inf)|(id_offwf(m)==-Inf)) 
        id_offwf(m) = id_offwf(m-1); 
    end 
    if((vgs_offwf(m)==Inf)|(vgs_offwf(m)==-Inf)) 
        vgs_offwf(m) = vgs_offwf(m-1); 
    end 
end 
 
%Adjust id if not scaled properly in scope 
id_offwf = id_offwf*i_adj; 
 
% Time shift id to correct deskew (I-V misalignment) 
id_alignment_pts = round(id_alignment_ns * 1e-9 / deltat_offwf); 
id_length = length(id_offwf); 
if (id_alignment_pts > 0) 
    id_offwf(1:id_length-id_alignment_pts) = id_offwf(id_alignment_pts+1:id_length); 
else 
    id_offwf(-id_alignment_pts+1:id_length) = id_offwf(1:id_length+id_alignment_pts); 
end 
 
%%%%%%%%%%%%Full window view of turn-off data set%%%%%%%%% 
 
%Set up plot window 
fig = figure(3); clf; hold on; 
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fig.Name = 'Turn-Off Waveform: Full Capture'; 
fullPlot = gca; 
fullPlot.XGrid = 'on'; 
fullPlot.YGrid = 'on'; 
fullPlot.GridLineStyle = '--'; 
fullPlot.GridColor = [0.6 0.6 0.6]; 
fullPlot.GridAlpha = 0.5; 
fullPlot.FontSize = fontsize; 
fullPlot.XAxis.Visible = 'on'; 
fullPlot.YAxis.Visible = 'off'; 




fullPlotXAxisLength = time_offwf(end)*1e6; 
ymax = 0; ymin = 0; 
% V_DS 
vdsOffLine = line((time_offwf)*1e6, vds_offwf/vds_scale); 
vdsOffLine.Color = vdsColor; 
vdsOffLine.LineWidth = linewidth; 
% V_GS 
vgsOffLine = line(time_offwf*1e6, vgs_offwf/vgs_scale); 
vgsOffLine.Color = vgsColor; 
vgsOffLine.LineWidth = linewidth; 
% I_D 
idOffLine = line(time_offwf*1e6, id_offwf/id_on_scale); 
idOffLine.Color = idColor; 
idOffLine.LineWidth = linewidth; 
 
% Add triangles to show y=0 point in scope-view plots 
fullPlotYAxisLength = fullPlotYAxis.Limits(2)-fullPlotYAxis.Limits(1); 
hold on; 
fill([0 0 fullPlotXAxisLength/30]+fullPlotXAxisLength/50, [-1 1 0]*fullPlotYAxisLength/20, vgsColor); 
fill([0 0 fullPlotXAxisLength/30]+fullPlotXAxisLength/100, [-1 1 0]*fullPlotYAxisLength/20, idColor); 
fill([0 0 fullPlotXAxisLength/30], [-1 1 0]*fullPlotYAxisLength/20, vdsColor); 
line([0 0], [fullPlotYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*fullPlotXAxisLength, [fullPlotYAxis.Limits], 'color','black','linewidth',2) 
line([0 fullPlotXAxisLength], [1 1]*fullPlotYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 fullPlotXAxisLength], [1 1]*fullPlotYAxis.Limits(2), 'color','black','linewidth',2) 
 
%%%%%%%%%%%%%%%% Find turn-off time indices %%%%%%%%%%%%%%%%% 
j = 1; 
while (vds_offwf(j) > 0.5*max(vds_offwf)) %Find and skip first turn-on, if it exists 
    j = j + 1; 
end 
j = j + ceil(turnon_window_time*1e-9/deltat_offwf); %Skip ahead 
while (vds_offwf(j) < 0.5*max(vds_offwf)) %Now find turn-off transient of interest 
    j = j + 1; 
end 
%Set beginning and end of turn-off transient (this is the data that will be 
%used for analysis of the turn-off transient) 
j = j - floor(turnoff_window_stepback*1e-9/deltat_offwf); 
turnoff_start_offwf = j; 
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j = j + floor(turnoff_window_time*1e-9/deltat_offwf); 
turnoff_end_offwf = j; 
 
%%%%%%%% Find turn-on time indices %%%%%%%%%% 
while (vds_offwf(j) > 0.5*max(vds_offwf)) 
    j = j + 1; 
end 
%Set beginning and end of turn-on transient (but this data will not be used for 
%turn-on transient analysis, since it comes from the turn-off data set) 
j = j - floor(turnon_window_stepback*1e-9/deltat_offwf); 
turnon_start_offwf = j; 
j = j + floor(turnon_window_time*1e-9/deltat_offwf); 
turnon_end_offwf = j; 
 
while (vds_offwf(j) < 0.5*max(vds_offwf)) 
    j = j + 1; 
end 
%If it is captured in data set, this will find the end of the second pulse 
second_turnoff_start_offwf = j - floor(turnoff_window_stepback*1e-9/deltat_offwf); 
 
%Plot dashed vertical lines indicating the turn-on and turn-off transient 
%locations on the full turn-on waveform capture 
if (plotlines == true) 
    line([turnoff_start_offwf turnoff_start_offwf]*deltat_offwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 
    line([turnoff_end_offwf turnoff_end_offwf]*deltat_offwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 
    line([turnon_start_offwf turnon_start_offwf]*deltat_offwf*1e6,fullPlotYAxis.Limits,'Color',[1 0.2 
0.7],'LineStyle','--','LineWidth',2); 




% Estimate load current based on average value 20 ns prior to start of turn-off waveform 
IL_offwf = mean(id_offwf(turnoff_start_offwf-floor(20e-9/deltat_offwf):turnoff_start_offwf)); 
 
%Adjust for any dc bias error (not generally recommended, but optional) 
if (biasadjust == true) 
    id_dcbias_offwf = mean(id_offwf(turnon_start_offwf-floor(20e-9/deltat_offwf):turnon_start_offwf)); 
    id_offwf = id_offwf - id_dcbias_offwf; 
    vds_dcbias_offwf = mean(vds_offwf(turnon_end_offwf:second_turnoff_start_offwf)) - 
IL_offwf*Rdson; 
    vds_offwf = vds_offwf - vds_dcbias_offwf; 
    % Recalculate IL with bias adjusted 
    IL_offwf = mean(id_offwf(turnoff_start_offwf-floor(20e-9/deltat_offwf):turnoff_start_offwf)); 
end 
 
% Find steady-state on values for vgs based on average 20 ns prior to start of turn-off waveform 
% (this should be the positive driving voltage) 
Vdrv_offwf = mean(vgs_offwf(turnoff_start_offwf-floor(20e-9/deltat_offwf):turnoff_start_offwf)); 
% Find average vds between 20 ns after turn-off and beginning of turn-on 




%%%%%%%% Find turn-off trigger points for subinterval analysis %%%%%%%%%% 
j = turnoff_start_offwf; 
while (vgs_offwf(j) > Vdrv_offwf*0.9) 
    j = j + 1; 
end 
while (vgs_offwf(j-1) > vgs_offwf(j))||(vgs_offwf(j-2) > vgs_offwf(j)) 
    j = j - 1; 
end 
%t5 is point where vgs starts to fall 
t5_offwf = j; 
t5_time_offwf = (time_offwf(t5_offwf)-time_offwf(turnoff_start_offwf))*1e9; 
% Now, find time when vds has risen to 5% of Vdc 
while (vds_offwf(j) < Vdc_offwf*0.05) 
    j = j + 1; 
end 
% Then, go backward until vds stops decreasing significantly 
while (vds_offwf(j) > mean(vds_offwf(j-15:j))) 
    j = j - 1; 
end 
%t6 is point where vds starts to rise 
t6_offwf = j; 
t6_time_offwf = (time_offwf(t6_offwf)-time_offwf(turnoff_start_offwf))*1e9; 
while (id_offwf(j) > 0) %Find first negative-sloped zero crossing of id 
    j = j + 1; 
end 
% Check that vds > Vdc at this zero crossing. If not, find next 
% negative-sloped zero crossing until this is true. (Usually it will be 
% the first zero crossing, but this may get complicated in cases where the 
% device package inductance is significant). 
while (vds_offwf(j) < Vdc_offwf) 
    while (id_offwf(j) < 0) 
        j = j + 1; 
    end 
    while (id_offwf(j) > 0) 
        j = j + 1; 
    end 
end 
% t7 is first negative-sloped point where id crosses 0 A that occurs after 
% vds exceeds Vdc. In some cases, this may be a trough point rather than a 
% zero crossing then starts increasing again (only if it never crosses 0 A). 
t7_offwf = j; 
t7_time_offwf = (time_offwf(t7_offwf)-time_offwf(turnoff_start_offwf))*1e9; 
 
% In very light-load cases, id may have a non-negligible dc bias error 
% following the turn-off transient, which may prevent id from crossing 
% zero. In these cases, it may work better to use the minimum id point, 
% if it approaches 0 A but does not cross. Alternatively, you can use the 
% peak vds point, which is nearby to the actual t7, but may not be exactly 
% the same moment (very tough to know for sure in some waveforms). 
[peak_vds maxvds_index] = max(vds_offwf(turnoff_start_offwf:turnoff_end_offwf)); 
[minid_off minid_index] = min(id_offwf(turnoff_start_offwf:turnoff_end_offwf)); 
if (t7_offwf > turnoff_end_offwf) 
%     t7_offwf = maxvds_index(1) + turnoff_start_offwf - 1; 
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    t7_offwf = minid_index(1) + turnoff_start_offwf - 1; 




%%%%%%%%%%%%%%% Calculate switching times %%%%%%%%%%%% 
td_off = t6_time_offwf - t5_time_offwf; %turn-off delay time 
tvr = t7_time_offwf - t6_time_offwf; %turn-off voltage rise time 
t_off = t7_time_offwf - t5_time_offwf; %total turn-off time 
 
%%%%%%%%%%%%%%% Calculate switching energy %%%%%%%%%%%% 
Poff = vds_offwf.*id_offwf; 
% Eoffwf_cum((turnoff_start_offwf:turnoff_end_offwf)-turnoff_start_offwf+1) = 
cumtrapz(time_offwf(turnoff_start_offwf:turnoff_end_offwf),Pon((turnoff_start_offwf:turnoff_end_offwf)
-turnoff_start_offwf+1)); 
if (compensate_Esw == true) 
    %Optionally, compensate for conduction loss that would have occurred 
    %during the time interval of switching, to avoid double-counting (Ideal 
    %duty cycles D and 1-D usually used for conduction loss calculation, 
    %neglecting switching transient time) 
    Eoff_comp = (IL_offwf * Rdson^2) * (t7_offwf-t6_offwf)*deltat_offwf; 
else 
    Eoff_comp = 0; 
end 
% Turn-on loss is integral of I*V during tvr only 
Eoff = trapz(time_offwf(t6_offwf:t7_offwf),Poff(t6_offwf:t7_offwf)) - Eoff_comp; 
 
%%%%%%%%%%%%%%%%%%% Calculate dv/dt %%%%%%%%%%%%%%%%%%%% 
j = t6_offwf; 
while (vds_offwf(j) < Vdc_offwf*0.1) 
    j = j + 1; 
end 
% Find adjusted t6 where vds = 0.1Vdc 
t6_10percent = j; 
while (vds_offwf(j) < Vdc_offwf*0.9) 
    j = j + 1; 
end 
% Find adjusted t7 where vds = 0.9Vdc 
t7_90percent = j; 
tvr_1090 = (t7_90percent - t6_10percent)*deltat_offwf*1e9; 
% Using 10 & 90% points neglects the exponential rise at start and end, and 
% instead focuses on nearly-linear rise of vds 
dvdt_off(1:t7_90percent-t6_10percent+1) = (vds_offwf(t6_10percent+1:t7_90percent+1) - 
vds_offwf(t6_10percent:t7_90percent))./(deltat_offwf); 
dvdt_off_pk = max(dvdt_off); %Peak dv/dt 
dvdt_off_avg = mean(dvdt_off); %Average dv/dt, which is typically used to describe switching speed 
 
% Calculate peak vds and vds overshoot, using the measured Vdc. 
% Note that this assumes Vdc and vds both have some dc bias error 
% immediately following the transient, since this Vdc is usually higher 
% than the actual dc voltage coming from the benchtop supply. 




%Display results in command window 
disp('Turn-off waveform analysis:'); 
fprintf(' V_dc         %4.0f V',Vdc_offwf); 
fprintf('\n I_L           %4.1f A',IL_offwf); 
fprintf('\n Eoff         %4.1f uJ',Eoff*1e6); 
fprintf('\n td_off       %4.1f ns',td_off); 
fprintf('\n tvr          %4.1f ns',tvr); 
fprintf('\n Avg dv/dt    %4.1f V/ns',dvdt_off_avg*1e-9); 
fprintf('\n Peak dv/dt   %4.1f V/ns',dvdt_off_pk*1e-9); 
fprintf('\n Vds overshoot  %4.1f V \n\n',vds_overshoot); 
 
 
%%%%%%%%%%%%%%%%% Plot turn-off transient %%%%%%%%%%%%%%%%%%%% 
 
% Set up plot window 
ta = turnoff_start_offwf; 
tb = turnoff_end_offwf; 
fig = figure(4); clf; hold on; 
fig.Name = 'Turn-Off Transient'; 
 
% Setup Power Subplot and plot power line 
powerSubPlot = subplot(2, 1, 1); 
powerSubPlot.XGrid = 'on'; 
powerSubPlot.YGrid = 'on'; 
powerSubPlot.Position = [0.01 0.77 0.98 0.22]; 
powerSubPlot.XAxis.Visible = 'off'; 
powerSubPlot.YAxis.Visible = 'off'; 
powerSubPlot.FontSize = fontsize; 
powerSubPlot.XTick = [0:time_grid_increment:turnoff_window_time-
mod(turnoff_window_time,time_grid_increment)]; 
powerSubPlot.YTick = [floor(min(Poff(ta:tb)/Poff_scale)):1:ceil(max(Poff(ta:tb)/Poff_scale))]; 
powerSubPlot.GridLineStyle = '--'; 
powerSubPlot.GridColor = [0.6 0.6 0.6]; 
powerSubPlot.GridAlpha = 0.5; 
powerLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9, Poff(ta:tb)/(Poff_scale)); 
powerLine.Color = powerColor; 
powerLine.LineWidth = linewidth; 
powerYAxis = powerSubPlot.YAxis; 
powerYAxis.Limits = [floor(min(Poff(ta:tb)/Poff_scale)) ceil(max(Poff(ta:tb)/Poff_scale))]; 
powerYAxisLength = powerYAxis.Limits(2)-powerYAxis.Limits(1); 
axis([0 turnoff_window_time powerYAxis.Limits]); 
% Add triangle to show y=0 point in scope-view plot 
hold on; 
fill([0 0 turnoff_window_time/30], [-powerYAxisLength/8 powerYAxisLength/8 0],'black'); 
line([0 0], [powerYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*turnoff_window_time, [powerYAxis.Limits], 'color','black','linewidth',2) 
line([0 turnoff_window_time], [1 1]*powerYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 turnoff_window_time], [1 1]*powerYAxis.Limits(2), 'color','black','linewidth',2) 
 
if (plotlines == true) 




    line([t6_time_offwf t6_time_offwf],[powerYAxis.Limits],'Color',[1 0.2 0.7],'LineStyle','--
','LineWidth',2); 




% Setup id/vds/vgs subplot and plot these lines 
measSubP = subplot(2, 1, 2); 
measSubP.Position = [0.01 0.16 0.98 0.6]; 
measSubP.XGrid = 'on'; 
measSubP.YGrid = 'on'; 
measSubP.GridLineStyle = '--'; 
measSubP.GridColor = [0.6 0.6 0.6]; 
measSubP.GridAlpha = 0.5; 
measSubP.FontSize = fontsize; 
measSubP.XAxis.Visible = 'on'; 
measSubP.YAxis.Visible = 'off'; 
measSubP.XTick = [0:time_grid_increment:turnoff_window_time-
mod(turnoff_window_time,time_grid_increment)]; 
measSubP.YTick = [-100:1:100]; 
measYAxis = measSubP.YAxis; 
xlabel(['Time (ns)']); 
line([0 turnoff_window_time],[0 0],'Color',[0.4 0.4 0.4],'LineStyle','-.','LineWidth',3); 
ymax = 0; ymin = 0; 
% V_DS 
vdsOffLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9, vds_offwf(ta:tb)/vds_scale); 
vdsOffLine.Color = vdsColor; 
vdsOffLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(vds_offwf(ta:tb)/vds_scale))]); 
ymin = min([ymin floor(min(vds_offwf(ta:tb)/vds_scale))]); 
% V_GS 
vgsOffLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9, vgs_offwf(ta:tb)/vgs_scale); 
vgsOffLine.Color = vgsColor; 
vgsOffLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(vgs_offwf(ta:tb)/vgs_scale))]); 
ymin = min([ymin floor(min(vgs_offwf(ta:tb)/vgs_scale))]); 
% I_D 
idOffLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9, id_offwf(ta:tb)/id_off_scale); 
idOffLine.Color = idColor; 
idOffLine.LineWidth = linewidth; 
ymax = max([ymax ceil(max(id_offwf(ta:tb)/id_off_scale))]); 
ymin = min([ymin floor(min(id_offwf(ta:tb)/id_off_scale))]); 
 
% Calculate Coss and channel currents if option is selected 
% To use this function, you must generate a file Coss.mat with a variable 
% Coss stored in it, which can be created using file 
% "Process_capacitance_curves.m". This Coss vector must be scaled such 
% that the voltage is equal to the index of each point (i.e., Coss(12) is 
% the Coss of your device when Vds = 12 V. 
% You must also select "filter_samples" wisely, based on how noisy your 
% data set is. 
if (plot_channel_current == true) 
    load Coss.mat; 
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    % Calculate dvdt using a centered moving average, which is accomplished 
    % by looking forward and backward in time equally (filter_samples) then 
    % dividing the difference in vds by 2*filter_samples*deltat 
    dvdt_calc = [(vds_offwf(ta+filter_samples:tb+filter_samples) - vds_offwf(ta-filter_samples:tb-
filter_samples))/(deltat_offwf * 2 * filter_samples)]; 
    % Use imported Coss.mat data to find Coss at each sampled time. 
    % Note that if vds < 1, Coss(1) is used, and if vds exceeds the Coss 
    % vector that was imported, it uses the highest vds point on the curve. 
    for mmm = 1:tb-ta + 1 
        if (vds_offwf(mmm + ta - 1) < 1); 
            Coss_calc(mmm) = Coss(1) + Cstray; 
        elseif (vds_offwf(mmm + ta - 1) > length(Coss)); 
            Coss_calc(mmm) = Coss(end) + Cstray; 
        else 
            Coss_calc(mmm) = Coss(floor(vds_offwf(mmm + ta - 1))) + Cstray; 
        end 
        icoss_offwf(mmm) = dvdt_calc(mmm) * Coss_calc(mmm); 
        ichan_offwf(mmm) = -icoss_offwf(mmm) + id_offwf(mmm + ta - 1); 
    end 
    % Plot icoss line 
    icossOffLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9,icoss_offwf/id_off_scale); 
    icossOffLine.Color = icossColor; 
    icossOffLine.LineWidth = linewidth; 
    ymax = max([ymax ceil(max(icoss_offwf/id_off_scale))]); 
    ymin = min([ymin floor(min(icoss_offwf/id_off_scale))]); 
    % Plot ichan line 
    ichanOffLine = line((time_offwf(ta:tb)-time_offwf(ta))*1e9,ichan_offwf/id_off_scale); 
    ichanOffLine.Color = ichanColor; 
    ichanOffLine.LineWidth = linewidth; 
    ymax = max([ymax ceil(max(ichan_offwf/id_off_scale))]); 
    ymin = min([ymin floor(min(ichan_offwf/id_off_scale))]); 
end 
 
% Add triangles to show y=0 point in scope-view plots 
axis([0 turnoff_window_time ymin ymax]); 
measYAxisLength = measYAxis.Limits(2)-measYAxis.Limits(1); 
xTick = get(measSubP,'XTick'); 
measSubP.XTick = xTick(1:end-1); 
hold on; 
fill([0 0 turnoff_window_time/30]+turnoff_window_time/50, [-1 1 0]*measYAxisLength/20, vgsColor); 
fill([0 0 turnoff_window_time/30]+turnoff_window_time/100, [-1 1 0]*measYAxisLength/20, idColor); 
fill([0 0 turnoff_window_time/30], [-1 1 0]*measYAxisLength/20, vdsColor); 
% Add black border around plot 
line([0 0], [measYAxis.Limits], 'color','black','linewidth',2) 
line([1 1]*turnoff_window_time, [measYAxis.Limits], 'color','black','linewidth',2) 
line([0 turnoff_window_time], [1 1]*measYAxis.Limits(1), 'color','black','linewidth',2) 
line([0 turnoff_window_time], [1 1]*measYAxis.Limits(2), 'color','black','linewidth',2) 
 
% Optionally, plot the subinterval trigger points t5-t7 to help verify 
% calculations. If lines do not appear to be where they should be, then 
% algorithm for detecting trigger points may need to be modified for your 
% data set. 
if (plotlines == true) 
 
303 
    line([t5_time_offwf t5_time_offwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 
    line([t6_time_offwf t6_time_offwf],[ymin ymax],'Color',[1 0.2 0.7],'LineStyle','--','LineWidth',2); 







Appendix B  






Figure B.1. Fault Under Load for Infineon GIT at 100 V, 25 ⁰C 
 




Figure B.3. Fault Under Load for Infineon GIT at 200 V, 25 ⁰C 
 




Figure B.5. Fault Under Load for Infineon GIT at 300 V, 25 ⁰C 
 




Figure B.7. Fault Under Load for Infineon GIT at 400 V, 25 ⁰C 
 




Figure B.9. Fault Under Load for Infineon GIT at 100 V, 50 ⁰C 
 




Figure B.11. Fault Under Load for Infineon GIT at 200 V, 50 ⁰C 
 




Figure B.13. Fault Under Load for Infineon GIT at 300 V, 50 ⁰C 
 




Figure B.15. Fault Under Load for Infineon GIT at 400 V, 50 ⁰C 
 




Figure B.17. Fault Under Load for Infineon GIT at 100 V, 75 ⁰C 
 




Figure B.19. Fault Under Load for Infineon GIT at 200 V, 75 ⁰C 
 




Figure B.21. Fault Under Load for Infineon GIT at 300 V, 75 ⁰C 
 




Figure B.23. Fault Under Load for Infineon GIT at 400 V, 75 ⁰C 
 




Figure B.25. Fault Under Load for Infineon GIT at 100 V, 100 ⁰C 
 




Figure B.27. Fault Under Load for Infineon GIT at 200 V, 100 ⁰C 
 




Figure B.29. Fault Under Load for Infineon GIT at 300 V, 100 ⁰C 
 




Figure B.31. Fault Under Load for Infineon GIT at 400 V, 100 ⁰C 
 




Figure B.33. Fault Under Load for Infineon GIT at 100 V, 125 ⁰C 
 




Figure B.35. Fault Under Load for Infineon GIT at 200 V, 125 ⁰C 
 




Figure B.37. Fault Under Load for Infineon GIT at 300 V, 125 ⁰C 
 




Figure B.39. Fault Under Load for Infineon GIT at 400 V, 125 ⁰C 
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